include/video/tgafb.h

   1 /*
   2  *  linux/drivers/video/tgafb.h -- DEC 21030 TGA frame buffer device
   3  *
   4  *      Copyright (C) 1999,2000 Martin Lucina, Tom Zerucha
   5  *
   6  *  $Id: tgafb.h,v 1.4.2.3 2000/04/04 06:44:56 mato Exp $
   7  *
   8  *  This file is subject to the terms and conditions of the GNU General Public
   9  *  License. See the file COPYING in the main directory of this archive for
  10  *  more details.
  11  */
  12
  13 #ifndef TGAFB_H
  14 #define TGAFB_H
  15
  16 /*
  17  * TGA hardware description (minimal)
  18  */
  19
  20 #define TGA_TYPE_8PLANE                 0
  21 #define TGA_TYPE_24PLANE                1
  22 #define TGA_TYPE_24PLUSZ                3
  23
  24 /*
  25  * Offsets within Memory Space
  26  */
  27
  28 #define TGA_ROM_OFFSET                  0x0000000
  29 #define TGA_REGS_OFFSET                 0x0100000
  30 #define TGA_8PLANE_FB_OFFSET            0x0200000
  31 #define TGA_24PLANE_FB_OFFSET           0x0804000
  32 #define TGA_24PLUSZ_FB_OFFSET           0x1004000
  33
  34 #define TGA_FOREGROUND_REG              0x0020
  35 #define TGA_BACKGROUND_REG              0x0024
  36 #define TGA_PLANEMASK_REG               0x0028
  37 #define TGA_PIXELMASK_ONESHOT_REG       0x002c
  38 #define TGA_MODE_REG                    0x0030
  39 #define TGA_RASTEROP_REG                0x0034
  40 #define TGA_PIXELSHIFT_REG              0x0038
  41 #define TGA_DEEP_REG                    0x0050
  42 #define TGA_PIXELMASK_REG               0x005c
  43 #define TGA_CURSOR_BASE_REG             0x0060
  44 #define TGA_HORIZ_REG                   0x0064
  45 #define TGA_VERT_REG                    0x0068
  46 #define TGA_BASE_ADDR_REG               0x006c
  47 #define TGA_VALID_REG                   0x0070
  48 #define TGA_CURSOR_XY_REG               0x0074
  49 #define TGA_INTR_STAT_REG               0x007c
  50 #define TGA_DATA_REG                    0x0080
  51 #define TGA_RAMDAC_SETUP_REG            0x00c0
  52 #define TGA_BLOCK_COLOR0_REG            0x0140
  53 #define TGA_BLOCK_COLOR1_REG            0x0144
  54 #define TGA_BLOCK_COLOR2_REG            0x0148
  55 #define TGA_BLOCK_COLOR3_REG            0x014c
  56 #define TGA_BLOCK_COLOR4_REG            0x0150
  57 #define TGA_BLOCK_COLOR5_REG            0x0154
  58 #define TGA_BLOCK_COLOR6_REG            0x0158
  59 #define TGA_BLOCK_COLOR7_REG            0x015c
  60 #define TGA_COPY64_SRC                  0x0160
  61 #define TGA_COPY64_DST                  0x0164
  62 #define TGA_CLOCK_REG                   0x01e8
  63 #define TGA_RAMDAC_REG                  0x01f0
  64 #define TGA_CMD_STAT_REG                0x01f8
  65
  66
  67 /*
  68  * Useful defines for managing the registers
  69  */
  70
  71 #define TGA_HORIZ_ODD                   0x80000000
  72 #define TGA_HORIZ_POLARITY              0x40000000
  73 #define TGA_HORIZ_ACT_MSB               0x30000000
  74 #define TGA_HORIZ_BP                    0x0fe00000
  75 #define TGA_HORIZ_SYNC                  0x001fc000
  76 #define TGA_HORIZ_FP                    0x00007c00
  77 #define TGA_HORIZ_ACT_LSB               0x000001ff
  78
  79 #define TGA_VERT_SE                     0x80000000
  80 #define TGA_VERT_POLARITY               0x40000000
  81 #define TGA_VERT_RESERVED               0x30000000
  82 #define TGA_VERT_BP                     0x0fc00000
  83 #define TGA_VERT_SYNC                   0x003f0000
  84 #define TGA_VERT_FP                     0x0000f800
  85 #define TGA_VERT_ACTIVE                 0x000007ff
  86
  87 #define TGA_VALID_VIDEO                 0x01
  88 #define TGA_VALID_BLANK                 0x02
  89 #define TGA_VALID_CURSOR                0x04
  90
  91 #define TGA_MODE_SBM_8BPP               0x000
  92 #define TGA_MODE_SBM_24BPP              0x300
  93
  94 #define TGA_MODE_SIMPLE                 0x00
  95 #define TGA_MODE_SIMPLEZ                0x10
  96 #define TGA_MODE_OPAQUE_STIPPLE         0x01
  97 #define TGA_MODE_OPAQUE_FILL            0x21
  98 #define TGA_MODE_TRANSPARENT_STIPPLE    0x03
  99 #define TGA_MODE_TRANSPARENT_FILL       0x23
 100 #define TGA_MODE_BLOCK_STIPPLE          0x0d
 101 #define TGA_MODE_BLOCK_FILL             0x2d
 102 #define TGA_MODE_COPY                   0x07
 103 #define TGA_MODE_DMA_READ_COPY_ND       0x17
 104 #define TGA_MODE_DMA_READ_COPY_D        0x37
 105 #define TGA_MODE_DMA_WRITE_COPY         0x1f
 106
 107
 108 /*
 109  * Useful defines for managing the ICS1562 PLL clock
 110  */
 111
 112 #define TGA_PLL_BASE_FREQ               14318           /* .18 */
 113 #define TGA_PLL_MAX_FREQ                230000
 114
 115
 116 /*
 117  * Useful defines for managing the BT485 on the 8-plane TGA
 118  */
 119
 120 #define BT485_READ_BIT                  0x01
 121 #define BT485_WRITE_BIT                 0x00
 122
 123 #define BT485_ADDR_PAL_WRITE            0x00
 124 #define BT485_DATA_PAL                  0x02
 125 #define BT485_PIXEL_MASK                0x04
 126 #define BT485_ADDR_PAL_READ             0x06
 127 #define BT485_ADDR_CUR_WRITE            0x08
 128 #define BT485_DATA_CUR                  0x0a
 129 #define BT485_CMD_0                     0x0c
 130 #define BT485_ADDR_CUR_READ             0x0e
 131 #define BT485_CMD_1                     0x10
 132 #define BT485_CMD_2                     0x12
 133 #define BT485_STATUS                    0x14
 134 #define BT485_CMD_3                     0x14
 135 #define BT485_CUR_RAM                   0x16
 136 #define BT485_CUR_LOW_X                 0x18
 137 #define BT485_CUR_HIGH_X                0x1a
 138 #define BT485_CUR_LOW_Y                 0x1c
 139 #define BT485_CUR_HIGH_Y                0x1e
 140
 141
 142 /*
 143  * Useful defines for managing the BT463 on the 24-plane TGAs
 144  */
 145
 146 #define BT463_ADDR_LO           0x0
 147 #define BT463_ADDR_HI           0x1
 148 #define BT463_REG_ACC           0x2
 149 #define BT463_PALETTE           0x3
 150
 151 #define BT463_CUR_CLR_0         0x0100
 152 #define BT463_CUR_CLR_1         0x0101
 153
 154 #define BT463_CMD_REG_0         0x0201
 155 #define BT463_CMD_REG_1         0x0202
 156 #define BT463_CMD_REG_2         0x0203
 157
 158 #define BT463_READ_MASK_0       0x0205
 159 #define BT463_READ_MASK_1       0x0206
 160 #define BT463_READ_MASK_2       0x0207
 161 #define BT463_READ_MASK_3       0x0208
 162
 163 #define BT463_BLINK_MASK_0      0x0209
 164 #define BT463_BLINK_MASK_1      0x020a
 165 #define BT463_BLINK_MASK_2      0x020b
 166 #define BT463_BLINK_MASK_3      0x020c
 167
 168 #define BT463_WINDOW_TYPE_BASE  0x0300
 169
 170 /*
 171  * The framebuffer driver private data.
 172  */
 173
 174 struct tga_par {
 175         /* PCI device.  */
 176         struct pci_dev *pdev;
 177
 178         /* Device dependent information.  */
 179         void __iomem *tga_mem_base;
 180         void __iomem *tga_fb_base;
 181         void __iomem *tga_regs_base;
 182         u8 tga_type;                            /* TGA_TYPE_XXX */
 183         u8 tga_chip_rev;                        /* dc21030 revision */
 184
 185         /* Remember blank mode.  */
 186         u8 vesa_blanked;
 187
 188         /* Define the video mode.  */
 189         u32 xres, yres;                 /* resolution in pixels */
 190         u32 htimings;                   /* horizontal timing register */
 191         u32 vtimings;                   /* vertical timing register */
 192         u32 pll_freq;                   /* pixclock in mhz */
 193         u32 bits_per_pixel;             /* bits per pixel */
 194         u32 sync_on_green;              /* set if sync is on green */
 195 };
 196
 197
 198 /*
 199  * Macros for reading/writing TGA and RAMDAC registers
 200  */
 201
 202 static inline void
 203 TGA_WRITE_REG(struct tga_par *par, u32 v, u32 r)
 204 {
 205         writel(v, par->tga_regs_base +r);
 206 }
 207
 208 static inline u32
 209 TGA_READ_REG(struct tga_par *par, u32 r)
 210 {
 211         return readl(par->tga_regs_base +r);
 212 }
 213
 214 static inline void
 215 BT485_WRITE(struct tga_par *par, u8 v, u8 r)
 216 {
 217         TGA_WRITE_REG(par, r, TGA_RAMDAC_SETUP_REG);
 218         TGA_WRITE_REG(par, v | (r << 8), TGA_RAMDAC_REG);
 219 }
 220
 221 static inline void
 222 BT463_LOAD_ADDR(struct tga_par *par, u16 a)
 223 {
 224         TGA_WRITE_REG(par, BT463_ADDR_LO<<2, TGA_RAMDAC_SETUP_REG);
 225         TGA_WRITE_REG(par, (BT463_ADDR_LO<<10) | (a & 0xff), TGA_RAMDAC_REG);
 226         TGA_WRITE_REG(par, BT463_ADDR_HI<<2, TGA_RAMDAC_SETUP_REG);
 227         TGA_WRITE_REG(par, (BT463_ADDR_HI<<10) | (a >> 8), TGA_RAMDAC_REG);
 228 }
 229
 230 static inline void
 231 BT463_WRITE(struct tga_par *par, u32 m, u16 a, u8 v)
 232 {
 233         BT463_LOAD_ADDR(par, a);
 234         TGA_WRITE_REG(par, m << 2, TGA_RAMDAC_SETUP_REG);
 235         TGA_WRITE_REG(par, m << 10 | v, TGA_RAMDAC_REG);
 236 }
 237
 238 #endif /* TGAFB_H */