2 *************************************************************************
4 * 5F., No.36, Taiyuan St., Jhubei City,
8 * (c) Copyright 2002-2007, Ralink Technology, Inc.
10 * This program is free software; you can redistribute it and/or modify *
11 * it under the terms of the GNU General Public License as published by *
12 * the Free Software Foundation; either version 2 of the License, or *
13 * (at your option) any later version. *
15 * This program is distributed in the hope that it will be useful, *
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
18 * GNU General Public License for more details. *
20 * You should have received a copy of the GNU General Public License *
21 * along with this program; if not, write to the *
22 * Free Software Foundation, Inc., *
23 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
25 *************************************************************************
31 Specific functions and variables for RT30xx.
35 Justin P. Mattock 11/07/2010 Fix some typos
36 -------- ---------- ----------------------------------------------
41 #ifndef RTMP_RF_RW_SUPPORT
42 #error "You Should Enable compile flag RTMP_RF_RW_SUPPORT for this chip"
43 #endif /* RTMP_RF_RW_SUPPORT // */
45 #include "../rt_config.h"
48 /* RF register initialization set */
50 struct rt_reg_pair RT30xx_RFRegTable[] = {
91 u8 NUM_RF_REG_PARMS = (sizeof(RT30xx_RFRegTable) / sizeof(struct rt_reg_pair));
93 /* Antenna diversity use GPIO3 and EESK pin for control */
94 /* Antenna and EEPROM access are both using EESK pin, */
95 /* Therefor we should avoid accessing EESK at the same time */
96 /* Then restore antenna after EEPROM access */
97 /* The original name of this function is AsicSetRxAnt(), now change to */
98 /*void AsicSetRxAnt( */
99 void RT30xxSetRxAnt(struct rt_rtmp_adapter *pAd, u8 Ant)
106 if ((pAd->EepromAccess) ||
107 (RTMP_TEST_FLAG(pAd, fRTMP_ADAPTER_RESET_IN_PROGRESS)) ||
108 (RTMP_TEST_FLAG(pAd, fRTMP_ADAPTER_HALT_IN_PROGRESS)) ||
109 (RTMP_TEST_FLAG(pAd, fRTMP_ADAPTER_RADIO_OFF)) ||
110 (RTMP_TEST_FLAG(pAd, fRTMP_ADAPTER_NIC_NOT_EXIST))) {
113 /* the antenna selection is through firmware and MAC register(GPIO3) */
117 RTMP_IO_READ32(pAd, E2PROM_CSR, &x);
119 RTMP_IO_WRITE32(pAd, E2PROM_CSR, x);
121 AsicSendCommandToMcu(pAd, 0x73, 0xFF, 0x1, 0x0);
122 #endif /* RTMP_MAC_PCI // */
124 RTMP_IO_READ32(pAd, GPIO_CTRL_CFG, &Value);
126 RTMP_IO_WRITE32(pAd, GPIO_CTRL_CFG, Value);
127 DBGPRINT_RAW(RT_DEBUG_TRACE,
128 ("AsicSetRxAnt, switch to main antenna\n"));
132 RTMP_IO_READ32(pAd, E2PROM_CSR, &x);
134 RTMP_IO_WRITE32(pAd, E2PROM_CSR, x);
136 AsicSendCommandToMcu(pAd, 0x73, 0xFF, 0x0, 0x0);
137 #endif /* RTMP_MAC_PCI // */
138 RTMP_IO_READ32(pAd, GPIO_CTRL_CFG, &Value);
141 RTMP_IO_WRITE32(pAd, GPIO_CTRL_CFG, Value);
142 DBGPRINT_RAW(RT_DEBUG_TRACE,
143 ("AsicSetRxAnt, switch to aux antenna\n"));
148 ========================================================================
151 For RF filter calibration purpose
154 pAd Pointer to our adapter
161 ========================================================================
163 void RTMPFilterCalibration(struct rt_rtmp_adapter *pAd)
165 u8 R55x = 0, value, FilterTarget = 0x1E, BBPValue = 0;
166 u32 loop = 0, count = 0, loopcnt = 0, ReTry = 0;
169 /* Give bbp filter initial value */
170 pAd->Mlme.CaliBW20RfR24 = 0x1F;
171 pAd->Mlme.CaliBW40RfR24 = 0x2F; /*Bit[5] must be 1 for BW 40 */
174 if (loop == 1) { /*BandWidth = 40 MHz */
175 /* Write 0x27 to RF_R24 to program filter */
177 RT30xxWriteRFRegister(pAd, RF_R24, RF_R24_Value);
178 if (IS_RT3090(pAd) || IS_RT3572(pAd) || IS_RT3390(pAd))
183 /* when calibrate BW40, BBP mask must set to BW40. */
184 RTMP_BBP_IO_READ8_BY_REG_ID(pAd, BBP_R4, &BBPValue);
187 RTMP_BBP_IO_WRITE8_BY_REG_ID(pAd, BBP_R4, BBPValue);
190 RT30xxReadRFRegister(pAd, RF_R31, &value);
192 RT30xxWriteRFRegister(pAd, RF_R31, value);
193 } else { /*BandWidth = 20 MHz */
194 /* Write 0x07 to RF_R24 to program filter */
196 RT30xxWriteRFRegister(pAd, RF_R24, RF_R24_Value);
197 if (IS_RT3090(pAd) || IS_RT3572(pAd) || IS_RT3390(pAd))
203 RT30xxReadRFRegister(pAd, RF_R31, &value);
205 RT30xxWriteRFRegister(pAd, RF_R31, value);
208 /* Write 0x01 to RF_R22 to enable baseband loopback mode */
209 RT30xxReadRFRegister(pAd, RF_R22, &value);
211 RT30xxWriteRFRegister(pAd, RF_R22, value);
213 /* Write 0x00 to BBP_R24 to set power & frequency of passband test tone */
214 RTMP_BBP_IO_WRITE8_BY_REG_ID(pAd, BBP_R24, 0);
217 /* Write 0x90 to BBP_R25 to transmit test tone */
218 RTMP_BBP_IO_WRITE8_BY_REG_ID(pAd, BBP_R25, 0x90);
221 /* Read BBP_R55[6:0] for received power, set R55x = BBP_R55[6:0] */
222 RTMP_BBP_IO_READ8_BY_REG_ID(pAd, BBP_R55, &value);
225 } while ((ReTry++ < 100) && (R55x == 0));
227 /* Write 0x06 to BBP_R24 to set power & frequency of stopband test tone */
228 RTMP_BBP_IO_WRITE8_BY_REG_ID(pAd, BBP_R24, 0x06);
231 /* Write 0x90 to BBP_R25 to transmit test tone */
232 RTMP_BBP_IO_WRITE8_BY_REG_ID(pAd, BBP_R25, 0x90);
234 /*We need to wait for calibration */
236 RTMP_BBP_IO_READ8_BY_REG_ID(pAd, BBP_R55, &value);
238 if ((R55x - value) < FilterTarget) {
240 } else if ((R55x - value) == FilterTarget) {
247 /* prevent infinite loop; causes driver hang. */
248 if (loopcnt++ > 100) {
249 DBGPRINT(RT_DEBUG_ERROR,
250 ("RTMPFilterCalibration - can't find a valid value, loopcnt=%d stop calibrating",
254 /* Write RF_R24 to program filter */
255 RT30xxWriteRFRegister(pAd, RF_R24, RF_R24_Value);
259 RF_R24_Value = RF_R24_Value - ((count) ? (1) : (0));
261 /* Store for future usage */
264 /*BandWidth = 20 MHz */
265 pAd->Mlme.CaliBW20RfR24 = (u8)RF_R24_Value;
267 /*BandWidth = 40 MHz */
268 pAd->Mlme.CaliBW40RfR24 = (u8)RF_R24_Value;
274 RT30xxWriteRFRegister(pAd, RF_R24, RF_R24_Value);
281 /* Set back to initial state */
283 RTMP_BBP_IO_WRITE8_BY_REG_ID(pAd, BBP_R24, 0);
285 RT30xxReadRFRegister(pAd, RF_R22, &value);
287 RT30xxWriteRFRegister(pAd, RF_R22, value);
289 /* set BBP back to BW20 */
290 RTMP_BBP_IO_READ8_BY_REG_ID(pAd, BBP_R4, &BBPValue);
292 RTMP_BBP_IO_WRITE8_BY_REG_ID(pAd, BBP_R4, BBPValue);
294 DBGPRINT(RT_DEBUG_TRACE,
295 ("RTMPFilterCalibration - CaliBW20RfR24=0x%x, CaliBW40RfR24=0x%x\n",
296 pAd->Mlme.CaliBW20RfR24, pAd->Mlme.CaliBW40RfR24));
299 /* add by johnli, RF power sequence setup */
301 ==========================================================================
304 Load RF normal operation-mode setup
306 ==========================================================================
308 void RT30xxLoadRFNormalModeSetup(struct rt_rtmp_adapter *pAd)
312 /* RX0_PD & TX0_PD, RF R1 register Bit 2 & Bit 3 to 0 and RF_BLOCK_en,RX1_PD & TX1_PD, Bit0, Bit 4 & Bit5 to 1 */
313 RT30xxReadRFRegister(pAd, RF_R01, &RFValue);
314 RFValue = (RFValue & (~0x0C)) | 0x31;
315 RT30xxWriteRFRegister(pAd, RF_R01, RFValue);
317 /* TX_LO2_en, RF R15 register Bit 3 to 0 */
318 RT30xxReadRFRegister(pAd, RF_R15, &RFValue);
320 RT30xxWriteRFRegister(pAd, RF_R15, RFValue);
322 /* move to NICInitRT30xxRFRegisters
323 // TX_LO1_en, RF R17 register Bit 3 to 0
324 RT30xxReadRFRegister(pAd, RF_R17, &RFValue);
326 // to fix rx long range issue
327 if (((pAd->MACVersion & 0xffff) >= 0x0211) && (pAd->NicConfig2.field.ExternalLNAForG == 0))
331 // set RF_R17_bit[2:0] equal to EEPROM setting at 0x48h
332 if (pAd->TxMixerGain24G >= 2)
334 RFValue &= (~0x7); // clean bit [2:0]
335 RFValue |= pAd->TxMixerGain24G;
337 RT30xxWriteRFRegister(pAd, RF_R17, RFValue);
340 /* RX_LO1_en, RF R20 register Bit 3 to 0 */
341 RT30xxReadRFRegister(pAd, RF_R20, &RFValue);
343 RT30xxWriteRFRegister(pAd, RF_R20, RFValue);
345 /* RX_LO2_en, RF R21 register Bit 3 to 0 */
346 RT30xxReadRFRegister(pAd, RF_R21, &RFValue);
348 RT30xxWriteRFRegister(pAd, RF_R21, RFValue);
350 /* add by johnli, reset RF_R27 when interface down & up to fix throughput problem */
351 /* LDORF_VC, RF R27 register Bit 2 to 0 */
352 RT30xxReadRFRegister(pAd, RF_R27, &RFValue);
353 /* TX to RX IQ glitch(RF_R27) has been fixed in RT3070(F). */
354 /* Raising RF voltage is no longer needed for RT3070(F) */
355 if (IS_RT3090(pAd)) { /* RT309x and RT3071/72 */
356 if ((pAd->MACVersion & 0xffff) < 0x0211)
357 RFValue = (RFValue & (~0x77)) | 0x3;
359 RFValue = (RFValue & (~0x77));
360 RT30xxWriteRFRegister(pAd, RF_R27, RFValue);
366 ==========================================================================
369 Load RF sleep-mode setup
371 ==========================================================================
373 void RT30xxLoadRFSleepModeSetup(struct rt_rtmp_adapter *pAd)
380 #endif /* RTMP_MAC_USB // */
382 /* RF_BLOCK_en. RF R1 register Bit 0 to 0 */
383 RT30xxReadRFRegister(pAd, RF_R01, &RFValue);
385 RT30xxWriteRFRegister(pAd, RF_R01, RFValue);
387 /* VCO_IC, RF R7 register Bit 4 & Bit 5 to 0 */
388 RT30xxReadRFRegister(pAd, RF_R07, &RFValue);
390 RT30xxWriteRFRegister(pAd, RF_R07, RFValue);
392 /* Idoh, RF R9 register Bit 1, Bit 2 & Bit 3 to 0 */
393 RT30xxReadRFRegister(pAd, RF_R09, &RFValue);
395 RT30xxWriteRFRegister(pAd, RF_R09, RFValue);
397 /* RX_CTB_en, RF R21 register Bit 7 to 0 */
398 RT30xxReadRFRegister(pAd, RF_R21, &RFValue);
400 RT30xxWriteRFRegister(pAd, RF_R21, RFValue);
403 if (IS_RT3090(pAd) || /* IS_RT3090 including RT309x and RT3071/72 */
405 (IS_RT3070(pAd) && ((pAd->MACVersion & 0xffff) < 0x0201))) {
408 #endif /* RTMP_MAC_USB // */
410 RT30xxReadRFRegister(pAd, RF_R27, &RFValue);
412 RT30xxWriteRFRegister(pAd, RF_R27, RFValue);
415 RTMP_IO_READ32(pAd, LDO_CFG0, &MACValue);
416 MACValue |= 0x1D000000;
417 RTMP_IO_WRITE32(pAd, LDO_CFG0, MACValue);
422 ==========================================================================
425 Reverse RF sleep-mode setup
427 ==========================================================================
429 void RT30xxReverseRFSleepModeSetup(struct rt_rtmp_adapter *pAd)
436 #endif /* RTMP_MAC_USB // */
438 /* RF_BLOCK_en, RF R1 register Bit 0 to 1 */
439 RT30xxReadRFRegister(pAd, RF_R01, &RFValue);
441 RT30xxWriteRFRegister(pAd, RF_R01, RFValue);
443 /* VCO_IC, RF R7 register Bit 4 & Bit 5 to 1 */
444 RT30xxReadRFRegister(pAd, RF_R07, &RFValue);
446 RT30xxWriteRFRegister(pAd, RF_R07, RFValue);
448 /* Idoh, RF R9 register Bit 1, Bit 2 & Bit 3 to 1 */
449 RT30xxReadRFRegister(pAd, RF_R09, &RFValue);
451 RT30xxWriteRFRegister(pAd, RF_R09, RFValue);
453 /* RX_CTB_en, RF R21 register Bit 7 to 1 */
454 RT30xxReadRFRegister(pAd, RF_R21, &RFValue);
456 RT30xxWriteRFRegister(pAd, RF_R21, RFValue);
459 if (IS_RT3090(pAd) || /* IS_RT3090 including RT309x and RT3071/72 */
462 (IS_RT3070(pAd) && ((pAd->MACVersion & 0xffff) < 0x0201))) {
465 #endif /* RTMP_MAC_USB // */
467 RT30xxReadRFRegister(pAd, RF_R27, &RFValue);
468 if ((pAd->MACVersion & 0xffff) < 0x0211)
469 RFValue = (RFValue & (~0x77)) | 0x3;
471 RFValue = (RFValue & (~0x77));
472 RT30xxWriteRFRegister(pAd, RF_R27, RFValue);
474 /* RT3071 version E has fixed this issue */
475 if ((pAd->NicConfig2.field.DACTestBit == 1)
476 && ((pAd->MACVersion & 0xffff) < 0x0211)) {
477 /* patch tx EVM issue temporarily */
478 RTMP_IO_READ32(pAd, LDO_CFG0, &MACValue);
479 MACValue = ((MACValue & 0xE0FFFFFF) | 0x0D000000);
480 RTMP_IO_WRITE32(pAd, LDO_CFG0, MACValue);
482 RTMP_IO_READ32(pAd, LDO_CFG0, &MACValue);
483 MACValue = ((MACValue & 0xE0FFFFFF) | 0x01000000);
484 RTMP_IO_WRITE32(pAd, LDO_CFG0, MACValue);
489 RT30xxWriteRFRegister(pAd, RF_R08, 0x80);
494 void RT30xxHaltAction(struct rt_rtmp_adapter *pAd)
496 u32 TxPinCfg = 0x00050F0F;
499 /* Turn off LNA_PE or TRSW_POL */
501 if (IS_RT3070(pAd) || IS_RT3071(pAd) || IS_RT3572(pAd)) {
502 if ((IS_RT3071(pAd) || IS_RT3572(pAd))
503 #ifdef RTMP_EFUSE_SUPPORT
505 #endif /* RTMP_EFUSE_SUPPORT // */
507 TxPinCfg &= 0xFFFBF0F0; /* bit18 off */
509 TxPinCfg &= 0xFFFFF0F0;
512 RTMP_IO_WRITE32(pAd, TX_PIN_CFG, TxPinCfg);
516 #endif /* RT30xx // */