1 /*******************************************************************************
3 Intel PRO/1000 Linux driver
4 Copyright(c) 1999 - 2009 Intel Corporation.
6 This program is free software; you can redistribute it and/or modify it
7 under the terms and conditions of the GNU General Public License,
8 version 2, as published by the Free Software Foundation.
10 This program is distributed in the hope it will be useful, but WITHOUT
11 ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12 FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
15 You should have received a copy of the GNU General Public License along with
16 this program; if not, write to the Free Software Foundation, Inc.,
17 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
19 The full GNU General Public License is included in this distribution in
20 the file called "COPYING".
23 Linux NICS <linux.nics@intel.com>
24 e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
25 Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
27 *******************************************************************************/
29 #ifndef _E1000_DEFINES_H_
30 #define _E1000_DEFINES_H_
32 #define E1000_TXD_POPTS_IXSM 0x01 /* Insert IP checksum */
33 #define E1000_TXD_POPTS_TXSM 0x02 /* Insert TCP/UDP checksum */
34 #define E1000_TXD_CMD_EOP 0x01000000 /* End of Packet */
35 #define E1000_TXD_CMD_IFCS 0x02000000 /* Insert FCS (Ethernet CRC) */
36 #define E1000_TXD_CMD_IC 0x04000000 /* Insert Checksum */
37 #define E1000_TXD_CMD_RS 0x08000000 /* Report Status */
38 #define E1000_TXD_CMD_RPS 0x10000000 /* Report Packet Sent */
39 #define E1000_TXD_CMD_DEXT 0x20000000 /* Descriptor extension (0 = legacy) */
40 #define E1000_TXD_CMD_VLE 0x40000000 /* Add VLAN tag */
41 #define E1000_TXD_CMD_IDE 0x80000000 /* Enable Tidv register */
42 #define E1000_TXD_STAT_DD 0x00000001 /* Descriptor Done */
43 #define E1000_TXD_STAT_EC 0x00000002 /* Excess Collisions */
44 #define E1000_TXD_STAT_LC 0x00000004 /* Late Collisions */
45 #define E1000_TXD_STAT_TU 0x00000008 /* Transmit underrun */
46 #define E1000_TXD_CMD_TCP 0x01000000 /* TCP packet */
47 #define E1000_TXD_CMD_IP 0x02000000 /* IP packet */
48 #define E1000_TXD_CMD_TSE 0x04000000 /* TCP Seg enable */
49 #define E1000_TXD_STAT_TC 0x00000004 /* Tx Underrun */
51 /* Number of Transmit and Receive Descriptors must be a multiple of 8 */
52 #define REQ_TX_DESCRIPTOR_MULTIPLE 8
53 #define REQ_RX_DESCRIPTOR_MULTIPLE 8
55 /* Definitions for power management and wakeup registers */
57 #define E1000_WUC_APME 0x00000001 /* APM Enable */
58 #define E1000_WUC_PME_EN 0x00000002 /* PME Enable */
59 #define E1000_WUC_PHY_WAKE 0x00000100 /* if PHY supports wakeup */
61 /* Wake Up Filter Control */
62 #define E1000_WUFC_LNKC 0x00000001 /* Link Status Change Wakeup Enable */
63 #define E1000_WUFC_MAG 0x00000002 /* Magic Packet Wakeup Enable */
64 #define E1000_WUFC_EX 0x00000004 /* Directed Exact Wakeup Enable */
65 #define E1000_WUFC_MC 0x00000008 /* Directed Multicast Wakeup Enable */
66 #define E1000_WUFC_BC 0x00000010 /* Broadcast Wakeup Enable */
67 #define E1000_WUFC_ARP 0x00000020 /* ARP Request Packet Wakeup Enable */
70 #define E1000_WUS_LNKC E1000_WUFC_LNKC
71 #define E1000_WUS_MAG E1000_WUFC_MAG
72 #define E1000_WUS_EX E1000_WUFC_EX
73 #define E1000_WUS_MC E1000_WUFC_MC
74 #define E1000_WUS_BC E1000_WUFC_BC
76 /* Extended Device Control */
77 #define E1000_CTRL_EXT_SDP3_DATA 0x00000080 /* Value of SW Definable Pin 3 */
78 #define E1000_CTRL_EXT_EE_RST 0x00002000 /* Reinitialize from EEPROM */
79 #define E1000_CTRL_EXT_SPD_BYPS 0x00008000 /* Speed Select Bypass */
80 #define E1000_CTRL_EXT_RO_DIS 0x00020000 /* Relaxed Ordering disable */
81 #define E1000_CTRL_EXT_DMA_DYN_CLK_EN 0x00080000 /* DMA Dynamic Clock Gating */
82 #define E1000_CTRL_EXT_LINK_MODE_MASK 0x00C00000
83 #define E1000_CTRL_EXT_LINK_MODE_PCIE_SERDES 0x00C00000
84 #define E1000_CTRL_EXT_EIAME 0x01000000
85 #define E1000_CTRL_EXT_DRV_LOAD 0x10000000 /* Driver loaded bit for FW */
86 #define E1000_CTRL_EXT_IAME 0x08000000 /* Interrupt acknowledge Auto-mask */
87 #define E1000_CTRL_EXT_INT_TIMER_CLR 0x20000000 /* Clear Interrupt timers after IMS clear */
88 #define E1000_CTRL_EXT_PBA_CLR 0x80000000 /* PBA Clear */
89 #define E1000_CTRL_EXT_PHYPDEN 0x00100000
91 /* Receive Descriptor bit definitions */
92 #define E1000_RXD_STAT_DD 0x01 /* Descriptor Done */
93 #define E1000_RXD_STAT_EOP 0x02 /* End of Packet */
94 #define E1000_RXD_STAT_IXSM 0x04 /* Ignore checksum */
95 #define E1000_RXD_STAT_VP 0x08 /* IEEE VLAN Packet */
96 #define E1000_RXD_STAT_UDPCS 0x10 /* UDP xsum calculated */
97 #define E1000_RXD_STAT_TCPCS 0x20 /* TCP xsum calculated */
98 #define E1000_RXD_ERR_CE 0x01 /* CRC Error */
99 #define E1000_RXD_ERR_SE 0x02 /* Symbol Error */
100 #define E1000_RXD_ERR_SEQ 0x04 /* Sequence Error */
101 #define E1000_RXD_ERR_CXE 0x10 /* Carrier Extension Error */
102 #define E1000_RXD_ERR_TCPE 0x20 /* TCP/UDP Checksum Error */
103 #define E1000_RXD_ERR_RXE 0x80 /* Rx Data Error */
104 #define E1000_RXD_SPC_VLAN_MASK 0x0FFF /* VLAN ID is in lower 12 bits */
106 #define E1000_RXDEXT_STATERR_CE 0x01000000
107 #define E1000_RXDEXT_STATERR_SE 0x02000000
108 #define E1000_RXDEXT_STATERR_SEQ 0x04000000
109 #define E1000_RXDEXT_STATERR_CXE 0x10000000
110 #define E1000_RXDEXT_STATERR_RXE 0x80000000
112 /* mask to determine if packets should be dropped due to frame errors */
113 #define E1000_RXD_ERR_FRAME_ERR_MASK ( \
116 E1000_RXD_ERR_SEQ | \
117 E1000_RXD_ERR_CXE | \
120 /* Same mask, but for extended and packet split descriptors */
121 #define E1000_RXDEXT_ERR_FRAME_ERR_MASK ( \
122 E1000_RXDEXT_STATERR_CE | \
123 E1000_RXDEXT_STATERR_SE | \
124 E1000_RXDEXT_STATERR_SEQ | \
125 E1000_RXDEXT_STATERR_CXE | \
126 E1000_RXDEXT_STATERR_RXE)
128 #define E1000_RXDPS_HDRSTAT_HDRSP 0x00008000
130 /* Management Control */
131 #define E1000_MANC_SMBUS_EN 0x00000001 /* SMBus Enabled - RO */
132 #define E1000_MANC_ASF_EN 0x00000002 /* ASF Enabled - RO */
133 #define E1000_MANC_ARP_EN 0x00002000 /* Enable ARP Request Filtering */
134 #define E1000_MANC_RCV_TCO_EN 0x00020000 /* Receive TCO Packets Enabled */
135 #define E1000_MANC_BLK_PHY_RST_ON_IDE 0x00040000 /* Block phy resets */
136 /* Enable MAC address filtering */
137 #define E1000_MANC_EN_MAC_ADDR_FILTER 0x00100000
138 /* Enable MNG packets to host memory */
139 #define E1000_MANC_EN_MNG2HOST 0x00200000
141 /* Receive Control */
142 #define E1000_RCTL_EN 0x00000002 /* enable */
143 #define E1000_RCTL_SBP 0x00000004 /* store bad packet */
144 #define E1000_RCTL_UPE 0x00000008 /* unicast promiscuous enable */
145 #define E1000_RCTL_MPE 0x00000010 /* multicast promiscuous enab */
146 #define E1000_RCTL_LPE 0x00000020 /* long packet enable */
147 #define E1000_RCTL_LBM_NO 0x00000000 /* no loopback mode */
148 #define E1000_RCTL_LBM_MAC 0x00000040 /* MAC loopback mode */
149 #define E1000_RCTL_LBM_TCVR 0x000000C0 /* tcvr loopback mode */
150 #define E1000_RCTL_DTYP_PS 0x00000400 /* Packet Split descriptor */
151 #define E1000_RCTL_RDMTS_HALF 0x00000000 /* Rx desc min threshold size */
152 #define E1000_RCTL_MO_SHIFT 12 /* multicast offset shift */
153 #define E1000_RCTL_MO_3 0x00003000 /* multicast offset 15:4 */
154 #define E1000_RCTL_BAM 0x00008000 /* broadcast enable */
155 /* these buffer sizes are valid if E1000_RCTL_BSEX is 0 */
156 #define E1000_RCTL_SZ_2048 0x00000000 /* Rx buffer size 2048 */
157 #define E1000_RCTL_SZ_1024 0x00010000 /* Rx buffer size 1024 */
158 #define E1000_RCTL_SZ_512 0x00020000 /* Rx buffer size 512 */
159 #define E1000_RCTL_SZ_256 0x00030000 /* Rx buffer size 256 */
160 /* these buffer sizes are valid if E1000_RCTL_BSEX is 1 */
161 #define E1000_RCTL_SZ_16384 0x00010000 /* Rx buffer size 16384 */
162 #define E1000_RCTL_SZ_8192 0x00020000 /* Rx buffer size 8192 */
163 #define E1000_RCTL_SZ_4096 0x00030000 /* Rx buffer size 4096 */
164 #define E1000_RCTL_VFE 0x00040000 /* vlan filter enable */
165 #define E1000_RCTL_CFIEN 0x00080000 /* canonical form enable */
166 #define E1000_RCTL_CFI 0x00100000 /* canonical form indicator */
167 #define E1000_RCTL_PMCF 0x00800000 /* pass MAC control frames */
168 #define E1000_RCTL_BSEX 0x02000000 /* Buffer size extension */
169 #define E1000_RCTL_SECRC 0x04000000 /* Strip Ethernet CRC */
172 * Use byte values for the following shift parameters
174 * psrctl |= (((ROUNDUP(value0, 128) >> E1000_PSRCTL_BSIZE0_SHIFT) &
175 * E1000_PSRCTL_BSIZE0_MASK) |
176 * ((ROUNDUP(value1, 1024) >> E1000_PSRCTL_BSIZE1_SHIFT) &
177 * E1000_PSRCTL_BSIZE1_MASK) |
178 * ((ROUNDUP(value2, 1024) << E1000_PSRCTL_BSIZE2_SHIFT) &
179 * E1000_PSRCTL_BSIZE2_MASK) |
180 * ((ROUNDUP(value3, 1024) << E1000_PSRCTL_BSIZE3_SHIFT) |;
181 * E1000_PSRCTL_BSIZE3_MASK))
182 * where value0 = [128..16256], default=256
183 * value1 = [1024..64512], default=4096
184 * value2 = [0..64512], default=4096
185 * value3 = [0..64512], default=0
188 #define E1000_PSRCTL_BSIZE0_MASK 0x0000007F
189 #define E1000_PSRCTL_BSIZE1_MASK 0x00003F00
190 #define E1000_PSRCTL_BSIZE2_MASK 0x003F0000
191 #define E1000_PSRCTL_BSIZE3_MASK 0x3F000000
193 #define E1000_PSRCTL_BSIZE0_SHIFT 7 /* Shift _right_ 7 */
194 #define E1000_PSRCTL_BSIZE1_SHIFT 2 /* Shift _right_ 2 */
195 #define E1000_PSRCTL_BSIZE2_SHIFT 6 /* Shift _left_ 6 */
196 #define E1000_PSRCTL_BSIZE3_SHIFT 14 /* Shift _left_ 14 */
198 /* SWFW_SYNC Definitions */
199 #define E1000_SWFW_EEP_SM 0x1
200 #define E1000_SWFW_PHY0_SM 0x2
201 #define E1000_SWFW_PHY1_SM 0x4
202 #define E1000_SWFW_CSR_SM 0x8
205 #define E1000_CTRL_FD 0x00000001 /* Full duplex.0=half; 1=full */
206 #define E1000_CTRL_GIO_MASTER_DISABLE 0x00000004 /*Blocks new Master requests */
207 #define E1000_CTRL_LRST 0x00000008 /* Link reset. 0=normal,1=reset */
208 #define E1000_CTRL_ASDE 0x00000020 /* Auto-speed detect enable */
209 #define E1000_CTRL_SLU 0x00000040 /* Set link up (Force Link) */
210 #define E1000_CTRL_ILOS 0x00000080 /* Invert Loss-Of Signal */
211 #define E1000_CTRL_SPD_SEL 0x00000300 /* Speed Select Mask */
212 #define E1000_CTRL_SPD_10 0x00000000 /* Force 10Mb */
213 #define E1000_CTRL_SPD_100 0x00000100 /* Force 100Mb */
214 #define E1000_CTRL_SPD_1000 0x00000200 /* Force 1Gb */
215 #define E1000_CTRL_FRCSPD 0x00000800 /* Force Speed */
216 #define E1000_CTRL_FRCDPX 0x00001000 /* Force Duplex */
217 #define E1000_CTRL_SWDPIN0 0x00040000 /* SWDPIN 0 value */
218 #define E1000_CTRL_SWDPIN1 0x00080000 /* SWDPIN 1 value */
219 #define E1000_CTRL_SWDPIO0 0x00400000 /* SWDPIN 0 Input or output */
220 #define E1000_CTRL_RST 0x04000000 /* Global reset */
221 #define E1000_CTRL_RFCE 0x08000000 /* Receive Flow Control enable */
222 #define E1000_CTRL_TFCE 0x10000000 /* Transmit flow control enable */
223 #define E1000_CTRL_VME 0x40000000 /* IEEE VLAN mode enable */
224 #define E1000_CTRL_PHY_RST 0x80000000 /* PHY Reset */
227 * Bit definitions for the Management Data IO (MDIO) and Management Data
228 * Clock (MDC) pins in the Device Control Register.
232 #define E1000_STATUS_FD 0x00000001 /* Full duplex.0=half,1=full */
233 #define E1000_STATUS_LU 0x00000002 /* Link up.0=no,1=link */
234 #define E1000_STATUS_FUNC_MASK 0x0000000C /* PCI Function Mask */
235 #define E1000_STATUS_FUNC_SHIFT 2
236 #define E1000_STATUS_FUNC_1 0x00000004 /* Function 1 */
237 #define E1000_STATUS_TXOFF 0x00000010 /* transmission paused */
238 #define E1000_STATUS_SPEED_10 0x00000000 /* Speed 10Mb/s */
239 #define E1000_STATUS_SPEED_100 0x00000040 /* Speed 100Mb/s */
240 #define E1000_STATUS_SPEED_1000 0x00000080 /* Speed 1000Mb/s */
241 #define E1000_STATUS_LAN_INIT_DONE 0x00000200 /* Lan Init Completion by NVM */
242 #define E1000_STATUS_PHYRA 0x00000400 /* PHY Reset Asserted */
243 #define E1000_STATUS_GIO_MASTER_ENABLE 0x00080000 /* Status of Master requests. */
245 /* Constants used to interpret the masked PCI-X bus speed. */
247 #define HALF_DUPLEX 1
248 #define FULL_DUPLEX 2
251 #define ADVERTISE_10_HALF 0x0001
252 #define ADVERTISE_10_FULL 0x0002
253 #define ADVERTISE_100_HALF 0x0004
254 #define ADVERTISE_100_FULL 0x0008
255 #define ADVERTISE_1000_HALF 0x0010 /* Not used, just FYI */
256 #define ADVERTISE_1000_FULL 0x0020
258 /* 1000/H is not supported, nor spec-compliant. */
259 #define E1000_ALL_SPEED_DUPLEX ( ADVERTISE_10_HALF | ADVERTISE_10_FULL | \
260 ADVERTISE_100_HALF | ADVERTISE_100_FULL | \
262 #define E1000_ALL_NOT_GIG ( ADVERTISE_10_HALF | ADVERTISE_10_FULL | \
263 ADVERTISE_100_HALF | ADVERTISE_100_FULL)
264 #define E1000_ALL_100_SPEED (ADVERTISE_100_HALF | ADVERTISE_100_FULL)
265 #define E1000_ALL_10_SPEED (ADVERTISE_10_HALF | ADVERTISE_10_FULL)
266 #define E1000_ALL_HALF_DUPLEX (ADVERTISE_10_HALF | ADVERTISE_100_HALF)
268 #define AUTONEG_ADVERTISE_SPEED_DEFAULT E1000_ALL_SPEED_DUPLEX
271 #define E1000_PHY_LED0_MODE_MASK 0x00000007
272 #define E1000_PHY_LED0_IVRT 0x00000008
273 #define E1000_PHY_LED0_MASK 0x0000001F
275 #define E1000_LEDCTL_LED0_MODE_MASK 0x0000000F
276 #define E1000_LEDCTL_LED0_MODE_SHIFT 0
277 #define E1000_LEDCTL_LED0_IVRT 0x00000040
278 #define E1000_LEDCTL_LED0_BLINK 0x00000080
280 #define E1000_LEDCTL_MODE_LINK_UP 0x2
281 #define E1000_LEDCTL_MODE_LED_ON 0xE
282 #define E1000_LEDCTL_MODE_LED_OFF 0xF
284 /* Transmit Descriptor bit definitions */
285 #define E1000_TXD_DTYP_D 0x00100000 /* Data Descriptor */
286 #define E1000_TXD_POPTS_IXSM 0x01 /* Insert IP checksum */
287 #define E1000_TXD_POPTS_TXSM 0x02 /* Insert TCP/UDP checksum */
288 #define E1000_TXD_CMD_EOP 0x01000000 /* End of Packet */
289 #define E1000_TXD_CMD_IFCS 0x02000000 /* Insert FCS (Ethernet CRC) */
290 #define E1000_TXD_CMD_IC 0x04000000 /* Insert Checksum */
291 #define E1000_TXD_CMD_RS 0x08000000 /* Report Status */
292 #define E1000_TXD_CMD_RPS 0x10000000 /* Report Packet Sent */
293 #define E1000_TXD_CMD_DEXT 0x20000000 /* Descriptor extension (0 = legacy) */
294 #define E1000_TXD_CMD_VLE 0x40000000 /* Add VLAN tag */
295 #define E1000_TXD_CMD_IDE 0x80000000 /* Enable Tidv register */
296 #define E1000_TXD_STAT_DD 0x00000001 /* Descriptor Done */
297 #define E1000_TXD_STAT_EC 0x00000002 /* Excess Collisions */
298 #define E1000_TXD_STAT_LC 0x00000004 /* Late Collisions */
299 #define E1000_TXD_STAT_TU 0x00000008 /* Transmit underrun */
300 #define E1000_TXD_CMD_TCP 0x01000000 /* TCP packet */
301 #define E1000_TXD_CMD_IP 0x02000000 /* IP packet */
302 #define E1000_TXD_CMD_TSE 0x04000000 /* TCP Seg enable */
303 #define E1000_TXD_STAT_TC 0x00000004 /* Tx Underrun */
305 /* Transmit Control */
306 #define E1000_TCTL_EN 0x00000002 /* enable Tx */
307 #define E1000_TCTL_PSP 0x00000008 /* pad short packets */
308 #define E1000_TCTL_CT 0x00000ff0 /* collision threshold */
309 #define E1000_TCTL_COLD 0x003ff000 /* collision distance */
310 #define E1000_TCTL_RTLC 0x01000000 /* Re-transmit on late collision */
311 #define E1000_TCTL_MULR 0x10000000 /* Multiple request support */
313 /* Transmit Arbitration Count */
316 #define E1000_SCTL_DISABLE_SERDES_LOOPBACK 0x0400
318 /* Receive Checksum Control */
319 #define E1000_RXCSUM_TUOFL 0x00000200 /* TCP / UDP checksum offload */
320 #define E1000_RXCSUM_IPPCSE 0x00001000 /* IP payload checksum enable */
322 /* Header split receive */
323 #define E1000_RFCTL_NFSW_DIS 0x00000040
324 #define E1000_RFCTL_NFSR_DIS 0x00000080
325 #define E1000_RFCTL_ACK_DIS 0x00001000
326 #define E1000_RFCTL_EXTEN 0x00008000
327 #define E1000_RFCTL_IPV6_EX_DIS 0x00010000
328 #define E1000_RFCTL_NEW_IPV6_EXT_DIS 0x00020000
330 /* Collision related configuration parameters */
331 #define E1000_COLLISION_THRESHOLD 15
332 #define E1000_CT_SHIFT 4
333 #define E1000_COLLISION_DISTANCE 63
334 #define E1000_COLD_SHIFT 12
336 /* Default values for the transmit IPG register */
337 #define DEFAULT_82543_TIPG_IPGT_COPPER 8
339 #define E1000_TIPG_IPGT_MASK 0x000003FF
341 #define DEFAULT_82543_TIPG_IPGR1 8
342 #define E1000_TIPG_IPGR1_SHIFT 10
344 #define DEFAULT_82543_TIPG_IPGR2 6
345 #define DEFAULT_80003ES2LAN_TIPG_IPGR2 7
346 #define E1000_TIPG_IPGR2_SHIFT 20
348 #define MAX_JUMBO_FRAME_SIZE 0x3F00
350 /* Extended Configuration Control and Size */
351 #define E1000_EXTCNF_CTRL_MDIO_SW_OWNERSHIP 0x00000020
352 #define E1000_EXTCNF_CTRL_LCD_WRITE_ENABLE 0x00000001
353 #define E1000_EXTCNF_CTRL_OEM_WRITE_ENABLE 0x00000008
354 #define E1000_EXTCNF_CTRL_SWFLAG 0x00000020
355 #define E1000_EXTCNF_SIZE_EXT_PCIE_LENGTH_MASK 0x00FF0000
356 #define E1000_EXTCNF_SIZE_EXT_PCIE_LENGTH_SHIFT 16
357 #define E1000_EXTCNF_CTRL_EXT_CNF_POINTER_MASK 0x0FFF0000
358 #define E1000_EXTCNF_CTRL_EXT_CNF_POINTER_SHIFT 16
360 #define E1000_PHY_CTRL_D0A_LPLU 0x00000002
361 #define E1000_PHY_CTRL_NOND0A_LPLU 0x00000004
362 #define E1000_PHY_CTRL_NOND0A_GBE_DISABLE 0x00000008
363 #define E1000_PHY_CTRL_GBE_DISABLE 0x00000040
365 #define E1000_KABGTXD_BGSQLBIAS 0x00050000
368 #define E1000_PBA_8K 0x0008 /* 8KB */
369 #define E1000_PBA_16K 0x0010 /* 16KB */
371 #define E1000_PBS_16K E1000_PBA_16K
377 #define MIN_NUM_XMITS 1000
379 /* SW Semaphore Register */
380 #define E1000_SWSM_SMBI 0x00000001 /* Driver Semaphore bit */
381 #define E1000_SWSM_SWESMBI 0x00000002 /* FW Semaphore bit */
382 #define E1000_SWSM_DRV_LOAD 0x00000008 /* Driver Loaded Bit */
384 #define E1000_SWSM2_LOCK 0x00000002 /* Secondary driver semaphore bit */
386 /* Interrupt Cause Read */
387 #define E1000_ICR_TXDW 0x00000001 /* Transmit desc written back */
388 #define E1000_ICR_LSC 0x00000004 /* Link Status Change */
389 #define E1000_ICR_RXSEQ 0x00000008 /* Rx sequence error */
390 #define E1000_ICR_RXDMT0 0x00000010 /* Rx desc min. threshold (0) */
391 #define E1000_ICR_RXT0 0x00000080 /* Rx timer intr (ring 0) */
392 #define E1000_ICR_INT_ASSERTED 0x80000000 /* If this bit asserted, the driver should claim the interrupt */
393 #define E1000_ICR_RXQ0 0x00100000 /* Rx Queue 0 Interrupt */
394 #define E1000_ICR_RXQ1 0x00200000 /* Rx Queue 1 Interrupt */
395 #define E1000_ICR_TXQ0 0x00400000 /* Tx Queue 0 Interrupt */
396 #define E1000_ICR_TXQ1 0x00800000 /* Tx Queue 1 Interrupt */
397 #define E1000_ICR_OTHER 0x01000000 /* Other Interrupts */
399 /* PBA ECC Register */
400 #define E1000_PBA_ECC_COUNTER_MASK 0xFFF00000 /* ECC counter mask */
401 #define E1000_PBA_ECC_COUNTER_SHIFT 20 /* ECC counter shift value */
402 #define E1000_PBA_ECC_CORR_EN 0x00000001 /* ECC correction enable */
403 #define E1000_PBA_ECC_STAT_CLR 0x00000002 /* Clear ECC error counter */
404 #define E1000_PBA_ECC_INT_EN 0x00000004 /* Enable ICR bit 5 for ECC */
407 * This defines the bits that are set in the Interrupt Mask
408 * Set/Read Register. Each bit is documented below:
409 * o RXT0 = Receiver Timer Interrupt (ring 0)
410 * o TXDW = Transmit Descriptor Written Back
411 * o RXDMT0 = Receive Descriptor Minimum Threshold hit (ring 0)
412 * o RXSEQ = Receive Sequence Error
413 * o LSC = Link Status Change
415 #define IMS_ENABLE_MASK ( \
422 /* Interrupt Mask Set */
423 #define E1000_IMS_TXDW E1000_ICR_TXDW /* Transmit desc written back */
424 #define E1000_IMS_LSC E1000_ICR_LSC /* Link Status Change */
425 #define E1000_IMS_RXSEQ E1000_ICR_RXSEQ /* Rx sequence error */
426 #define E1000_IMS_RXDMT0 E1000_ICR_RXDMT0 /* Rx desc min. threshold */
427 #define E1000_IMS_RXT0 E1000_ICR_RXT0 /* Rx timer intr */
428 #define E1000_IMS_RXQ0 E1000_ICR_RXQ0 /* Rx Queue 0 Interrupt */
429 #define E1000_IMS_RXQ1 E1000_ICR_RXQ1 /* Rx Queue 1 Interrupt */
430 #define E1000_IMS_TXQ0 E1000_ICR_TXQ0 /* Tx Queue 0 Interrupt */
431 #define E1000_IMS_TXQ1 E1000_ICR_TXQ1 /* Tx Queue 1 Interrupt */
432 #define E1000_IMS_OTHER E1000_ICR_OTHER /* Other Interrupts */
434 /* Interrupt Cause Set */
435 #define E1000_ICS_LSC E1000_ICR_LSC /* Link Status Change */
436 #define E1000_ICS_RXSEQ E1000_ICR_RXSEQ /* Rx sequence error */
437 #define E1000_ICS_RXDMT0 E1000_ICR_RXDMT0 /* Rx desc min. threshold */
439 /* Transmit Descriptor Control */
440 #define E1000_TXDCTL_PTHRESH 0x0000003F /* TXDCTL Prefetch Threshold */
441 #define E1000_TXDCTL_WTHRESH 0x003F0000 /* TXDCTL Writeback Threshold */
442 #define E1000_TXDCTL_FULL_TX_DESC_WB 0x01010000 /* GRAN=1, WTHRESH=1 */
443 #define E1000_TXDCTL_MAX_TX_DESC_PREFETCH 0x0100001F /* GRAN=1, PTHRESH=31 */
444 /* Enable the counting of desc. still to be processed. */
445 #define E1000_TXDCTL_COUNT_DESC 0x00400000
447 /* Flow Control Constants */
448 #define FLOW_CONTROL_ADDRESS_LOW 0x00C28001
449 #define FLOW_CONTROL_ADDRESS_HIGH 0x00000100
450 #define FLOW_CONTROL_TYPE 0x8808
452 /* 802.1q VLAN Packet Size */
453 #define E1000_VLAN_FILTER_TBL_SIZE 128 /* VLAN Filter Table (4096 bits) */
455 /* Receive Address */
457 * Number of high/low register pairs in the RAR. The RAR (Receive Address
458 * Registers) holds the directed and multicast addresses that we monitor.
459 * Technically, we have 16 spots. However, we reserve one of these spots
460 * (RAR[15]) for our directed address used by controllers with
461 * manageability enabled, allowing us room for 15 multicast addresses.
463 #define E1000_RAR_ENTRIES 15
464 #define E1000_RAH_AV 0x80000000 /* Receive descriptor valid */
465 #define E1000_RAL_MAC_ADDR_LEN 4
466 #define E1000_RAH_MAC_ADDR_LEN 2
469 #define E1000_ERR_NVM 1
470 #define E1000_ERR_PHY 2
471 #define E1000_ERR_CONFIG 3
472 #define E1000_ERR_PARAM 4
473 #define E1000_ERR_MAC_INIT 5
474 #define E1000_ERR_PHY_TYPE 6
475 #define E1000_ERR_RESET 9
476 #define E1000_ERR_MASTER_REQUESTS_PENDING 10
477 #define E1000_ERR_HOST_INTERFACE_COMMAND 11
478 #define E1000_BLK_PHY_RESET 12
479 #define E1000_ERR_SWFW_SYNC 13
480 #define E1000_NOT_IMPLEMENTED 14
482 /* Loop limit on how long we wait for auto-negotiation to complete */
483 #define FIBER_LINK_UP_LIMIT 50
484 #define COPPER_LINK_UP_LIMIT 10
485 #define PHY_AUTO_NEG_LIMIT 45
486 #define PHY_FORCE_LIMIT 20
487 /* Number of 100 microseconds we wait for PCI Express master disable */
488 #define MASTER_DISABLE_TIMEOUT 800
489 /* Number of milliseconds we wait for PHY configuration done after MAC reset */
490 #define PHY_CFG_TIMEOUT 100
491 /* Number of 2 milliseconds we wait for acquiring MDIO ownership. */
492 #define MDIO_OWNERSHIP_TIMEOUT 10
493 /* Number of milliseconds for NVM auto read done after MAC reset. */
494 #define AUTO_READ_DONE_TIMEOUT 10
497 #define E1000_FCRTH_RTH 0x0000FFF8 /* Mask Bits[15:3] for RTH */
498 #define E1000_FCRTL_RTL 0x0000FFF8 /* Mask Bits[15:3] for RTL */
499 #define E1000_FCRTL_XONE 0x80000000 /* Enable XON frame transmission */
501 /* Transmit Configuration Word */
502 #define E1000_TXCW_FD 0x00000020 /* TXCW full duplex */
503 #define E1000_TXCW_PAUSE 0x00000080 /* TXCW sym pause request */
504 #define E1000_TXCW_ASM_DIR 0x00000100 /* TXCW astm pause direction */
505 #define E1000_TXCW_PAUSE_MASK 0x00000180 /* TXCW pause request mask */
506 #define E1000_TXCW_ANE 0x80000000 /* Auto-neg enable */
508 /* Receive Configuration Word */
509 #define E1000_RXCW_IV 0x08000000 /* Receive config invalid */
510 #define E1000_RXCW_C 0x20000000 /* Receive config */
511 #define E1000_RXCW_SYNCH 0x40000000 /* Receive config synch */
513 /* PCI Express Control */
514 #define E1000_GCR_RXD_NO_SNOOP 0x00000001
515 #define E1000_GCR_RXDSCW_NO_SNOOP 0x00000002
516 #define E1000_GCR_RXDSCR_NO_SNOOP 0x00000004
517 #define E1000_GCR_TXD_NO_SNOOP 0x00000008
518 #define E1000_GCR_TXDSCW_NO_SNOOP 0x00000010
519 #define E1000_GCR_TXDSCR_NO_SNOOP 0x00000020
521 #define PCIE_NO_SNOOP_ALL (E1000_GCR_RXD_NO_SNOOP | \
522 E1000_GCR_RXDSCW_NO_SNOOP | \
523 E1000_GCR_RXDSCR_NO_SNOOP | \
524 E1000_GCR_TXD_NO_SNOOP | \
525 E1000_GCR_TXDSCW_NO_SNOOP | \
526 E1000_GCR_TXDSCR_NO_SNOOP)
528 /* PHY Control Register */
529 #define MII_CR_FULL_DUPLEX 0x0100 /* FDX =1, half duplex =0 */
530 #define MII_CR_RESTART_AUTO_NEG 0x0200 /* Restart auto negotiation */
531 #define MII_CR_POWER_DOWN 0x0800 /* Power down */
532 #define MII_CR_AUTO_NEG_EN 0x1000 /* Auto Neg Enable */
533 #define MII_CR_LOOPBACK 0x4000 /* 0 = normal, 1 = loopback */
534 #define MII_CR_RESET 0x8000 /* 0 = normal, 1 = PHY reset */
535 #define MII_CR_SPEED_1000 0x0040
536 #define MII_CR_SPEED_100 0x2000
537 #define MII_CR_SPEED_10 0x0000
539 /* PHY Status Register */
540 #define MII_SR_LINK_STATUS 0x0004 /* Link Status 1 = link */
541 #define MII_SR_AUTONEG_COMPLETE 0x0020 /* Auto Neg Complete */
543 /* Autoneg Advertisement Register */
544 #define NWAY_AR_10T_HD_CAPS 0x0020 /* 10T Half Duplex Capable */
545 #define NWAY_AR_10T_FD_CAPS 0x0040 /* 10T Full Duplex Capable */
546 #define NWAY_AR_100TX_HD_CAPS 0x0080 /* 100TX Half Duplex Capable */
547 #define NWAY_AR_100TX_FD_CAPS 0x0100 /* 100TX Full Duplex Capable */
548 #define NWAY_AR_PAUSE 0x0400 /* Pause operation desired */
549 #define NWAY_AR_ASM_DIR 0x0800 /* Asymmetric Pause Direction bit */
551 /* Link Partner Ability Register (Base Page) */
552 #define NWAY_LPAR_PAUSE 0x0400 /* LP Pause operation desired */
553 #define NWAY_LPAR_ASM_DIR 0x0800 /* LP Asymmetric Pause Direction bit */
555 /* Autoneg Expansion Register */
556 #define NWAY_ER_LP_NWAY_CAPS 0x0001 /* LP has Auto Neg Capability */
558 /* 1000BASE-T Control Register */
559 #define CR_1000T_HD_CAPS 0x0100 /* Advertise 1000T HD capability */
560 #define CR_1000T_FD_CAPS 0x0200 /* Advertise 1000T FD capability */
562 #define CR_1000T_MS_VALUE 0x0800 /* 1=Configure PHY as Master */
563 /* 0=Configure PHY as Slave */
564 #define CR_1000T_MS_ENABLE 0x1000 /* 1=Master/Slave manual config value */
565 /* 0=Automatic Master/Slave config */
567 /* 1000BASE-T Status Register */
568 #define SR_1000T_REMOTE_RX_STATUS 0x1000 /* Remote receiver OK */
569 #define SR_1000T_LOCAL_RX_STATUS 0x2000 /* Local receiver OK */
572 /* PHY 1000 MII Register/Bit Definitions */
573 /* PHY Registers defined by IEEE */
574 #define PHY_CONTROL 0x00 /* Control Register */
575 #define PHY_STATUS 0x01 /* Status Register */
576 #define PHY_ID1 0x02 /* Phy Id Reg (word 1) */
577 #define PHY_ID2 0x03 /* Phy Id Reg (word 2) */
578 #define PHY_AUTONEG_ADV 0x04 /* Autoneg Advertisement */
579 #define PHY_LP_ABILITY 0x05 /* Link Partner Ability (Base Page) */
580 #define PHY_AUTONEG_EXP 0x06 /* Autoneg Expansion Reg */
581 #define PHY_1000T_CTRL 0x09 /* 1000Base-T Control Reg */
582 #define PHY_1000T_STATUS 0x0A /* 1000Base-T Status Reg */
583 #define PHY_EXT_STATUS 0x0F /* Extended Status Reg */
585 #define PHY_CONTROL_LB 0x4000 /* PHY Loopback bit */
588 #define E1000_EECD_SK 0x00000001 /* NVM Clock */
589 #define E1000_EECD_CS 0x00000002 /* NVM Chip Select */
590 #define E1000_EECD_DI 0x00000004 /* NVM Data In */
591 #define E1000_EECD_DO 0x00000008 /* NVM Data Out */
592 #define E1000_EECD_REQ 0x00000040 /* NVM Access Request */
593 #define E1000_EECD_GNT 0x00000080 /* NVM Access Grant */
594 #define E1000_EECD_PRES 0x00000100 /* NVM Present */
595 #define E1000_EECD_SIZE 0x00000200 /* NVM Size (0=64 word 1=256 word) */
596 /* NVM Addressing bits based on type (0-small, 1-large) */
597 #define E1000_EECD_ADDR_BITS 0x00000400
598 #define E1000_NVM_GRANT_ATTEMPTS 1000 /* NVM # attempts to gain grant */
599 #define E1000_EECD_AUTO_RD 0x00000200 /* NVM Auto Read done */
600 #define E1000_EECD_SIZE_EX_MASK 0x00007800 /* NVM Size */
601 #define E1000_EECD_SIZE_EX_SHIFT 11
602 #define E1000_EECD_FLUPD 0x00080000 /* Update FLASH */
603 #define E1000_EECD_AUPDEN 0x00100000 /* Enable Autonomous FLASH update */
604 #define E1000_EECD_SEC1VAL 0x00400000 /* Sector One Valid */
605 #define E1000_EECD_SEC1VAL_VALID_MASK (E1000_EECD_AUTO_RD | E1000_EECD_PRES)
607 #define E1000_NVM_RW_REG_DATA 16 /* Offset to data in NVM read/write registers */
608 #define E1000_NVM_RW_REG_DONE 2 /* Offset to READ/WRITE done bit */
609 #define E1000_NVM_RW_REG_START 1 /* Start operation */
610 #define E1000_NVM_RW_ADDR_SHIFT 2 /* Shift to the address bits */
611 #define E1000_NVM_POLL_WRITE 1 /* Flag for polling for write complete */
612 #define E1000_NVM_POLL_READ 0 /* Flag for polling for read complete */
613 #define E1000_FLASH_UPDATES 2000
615 /* NVM Word Offsets */
616 #define NVM_ID_LED_SETTINGS 0x0004
617 #define NVM_INIT_CONTROL2_REG 0x000F
618 #define NVM_INIT_CONTROL3_PORT_B 0x0014
619 #define NVM_INIT_3GIO_3 0x001A
620 #define NVM_INIT_CONTROL3_PORT_A 0x0024
621 #define NVM_CFG 0x0012
622 #define NVM_ALT_MAC_ADDR_PTR 0x0037
623 #define NVM_CHECKSUM_REG 0x003F
625 #define E1000_NVM_CFG_DONE_PORT_0 0x40000 /* MNG config cycle done */
626 #define E1000_NVM_CFG_DONE_PORT_1 0x80000 /* ...for second port */
628 /* Mask bits for fields in Word 0x0f of the NVM */
629 #define NVM_WORD0F_PAUSE_MASK 0x3000
630 #define NVM_WORD0F_PAUSE 0x1000
631 #define NVM_WORD0F_ASM_DIR 0x2000
633 /* Mask bits for fields in Word 0x1a of the NVM */
634 #define NVM_WORD1A_ASPM_MASK 0x000C
636 /* For checksumming, the sum of all words in the NVM should equal 0xBABA. */
637 #define NVM_SUM 0xBABA
639 /* PBA (printed board assembly) number words */
640 #define NVM_PBA_OFFSET_0 8
641 #define NVM_PBA_OFFSET_1 9
643 #define NVM_WORD_SIZE_BASE_SHIFT 6
645 /* NVM Commands - SPI */
646 #define NVM_MAX_RETRY_SPI 5000 /* Max wait of 5ms, for RDY signal */
647 #define NVM_READ_OPCODE_SPI 0x03 /* NVM read opcode */
648 #define NVM_WRITE_OPCODE_SPI 0x02 /* NVM write opcode */
649 #define NVM_A8_OPCODE_SPI 0x08 /* opcode bit-3 = address bit-8 */
650 #define NVM_WREN_OPCODE_SPI 0x06 /* NVM set Write Enable latch */
651 #define NVM_RDSR_OPCODE_SPI 0x05 /* NVM read Status register */
653 /* SPI NVM Status Register */
654 #define NVM_STATUS_RDY_SPI 0x01
656 /* Word definitions for ID LED Settings */
657 #define ID_LED_RESERVED_0000 0x0000
658 #define ID_LED_RESERVED_FFFF 0xFFFF
659 #define ID_LED_DEFAULT ((ID_LED_OFF1_ON2 << 12) | \
660 (ID_LED_OFF1_OFF2 << 8) | \
661 (ID_LED_DEF1_DEF2 << 4) | \
663 #define ID_LED_DEF1_DEF2 0x1
664 #define ID_LED_DEF1_ON2 0x2
665 #define ID_LED_DEF1_OFF2 0x3
666 #define ID_LED_ON1_DEF2 0x4
667 #define ID_LED_ON1_ON2 0x5
668 #define ID_LED_ON1_OFF2 0x6
669 #define ID_LED_OFF1_DEF2 0x7
670 #define ID_LED_OFF1_ON2 0x8
671 #define ID_LED_OFF1_OFF2 0x9
673 #define IGP_ACTIVITY_LED_MASK 0xFFFFF0FF
674 #define IGP_ACTIVITY_LED_ENABLE 0x0300
675 #define IGP_LED3_MODE 0x07000000
677 /* PCI/PCI-X/PCI-EX Config space */
678 #define PCI_HEADER_TYPE_REGISTER 0x0E
679 #define PCIE_LINK_STATUS 0x12
681 #define PCI_HEADER_TYPE_MULTIFUNC 0x80
682 #define PCIE_LINK_WIDTH_MASK 0x3F0
683 #define PCIE_LINK_WIDTH_SHIFT 4
685 #define PHY_REVISION_MASK 0xFFFFFFF0
686 #define MAX_PHY_REG_ADDRESS 0x1F /* 5 bit address bus (0-0x1F) */
687 #define MAX_PHY_MULTI_PAGE_REG 0xF
689 /* Bit definitions for valid PHY IDs. */
694 #define M88E1000_E_PHY_ID 0x01410C50
695 #define M88E1000_I_PHY_ID 0x01410C30
696 #define M88E1011_I_PHY_ID 0x01410C20
697 #define IGP01E1000_I_PHY_ID 0x02A80380
698 #define M88E1111_I_PHY_ID 0x01410CC0
699 #define GG82563_E_PHY_ID 0x01410CA0
700 #define IGP03E1000_E_PHY_ID 0x02A80390
701 #define IFE_E_PHY_ID 0x02A80330
702 #define IFE_PLUS_E_PHY_ID 0x02A80320
703 #define IFE_C_E_PHY_ID 0x02A80310
704 #define BME1000_E_PHY_ID 0x01410CB0
705 #define BME1000_E_PHY_ID_R2 0x01410CB1
706 #define I82577_E_PHY_ID 0x01540050
707 #define I82578_E_PHY_ID 0x004DD040
709 /* M88E1000 Specific Registers */
710 #define M88E1000_PHY_SPEC_CTRL 0x10 /* PHY Specific Control Register */
711 #define M88E1000_PHY_SPEC_STATUS 0x11 /* PHY Specific Status Register */
712 #define M88E1000_EXT_PHY_SPEC_CTRL 0x14 /* Extended PHY Specific Control */
714 #define M88E1000_PHY_PAGE_SELECT 0x1D /* Reg 29 for page number setting */
715 #define M88E1000_PHY_GEN_CONTROL 0x1E /* Its meaning depends on reg 29 */
717 /* M88E1000 PHY Specific Control Register */
718 #define M88E1000_PSCR_POLARITY_REVERSAL 0x0002 /* 1=Polarity Reversal enabled */
719 #define M88E1000_PSCR_MDI_MANUAL_MODE 0x0000 /* MDI Crossover Mode bits 6:5 */
720 /* Manual MDI configuration */
721 #define M88E1000_PSCR_MDIX_MANUAL_MODE 0x0020 /* Manual MDIX configuration */
722 /* 1000BASE-T: Auto crossover, 100BASE-TX/10BASE-T: MDI Mode */
723 #define M88E1000_PSCR_AUTO_X_1000T 0x0040
724 /* Auto crossover enabled all speeds */
725 #define M88E1000_PSCR_AUTO_X_MODE 0x0060
727 * 1=Enable Extended 10BASE-T distance (Lower 10BASE-T Rx Threshold)
728 * 0=Normal 10BASE-T Rx Threshold
730 #define M88E1000_PSCR_ASSERT_CRS_ON_TX 0x0800 /* 1=Assert CRS on Transmit */
732 /* M88E1000 PHY Specific Status Register */
733 #define M88E1000_PSSR_REV_POLARITY 0x0002 /* 1=Polarity reversed */
734 #define M88E1000_PSSR_DOWNSHIFT 0x0020 /* 1=Downshifted */
735 #define M88E1000_PSSR_MDIX 0x0040 /* 1=MDIX; 0=MDI */
736 /* 0=<50M; 1=50-80M; 2=80-110M; 3=110-140M; 4=>140M */
737 #define M88E1000_PSSR_CABLE_LENGTH 0x0380
738 #define M88E1000_PSSR_SPEED 0xC000 /* Speed, bits 14:15 */
739 #define M88E1000_PSSR_1000MBS 0x8000 /* 10=1000Mbs */
741 #define M88E1000_PSSR_CABLE_LENGTH_SHIFT 7
744 * Number of times we will attempt to autonegotiate before downshifting if we
747 #define M88E1000_EPSCR_MASTER_DOWNSHIFT_MASK 0x0C00
748 #define M88E1000_EPSCR_MASTER_DOWNSHIFT_1X 0x0000
750 * Number of times we will attempt to autonegotiate before downshifting if we
753 #define M88E1000_EPSCR_SLAVE_DOWNSHIFT_MASK 0x0300
754 #define M88E1000_EPSCR_SLAVE_DOWNSHIFT_1X 0x0100
755 #define M88E1000_EPSCR_TX_CLK_25 0x0070 /* 25 MHz TX_CLK */
757 /* M88EC018 Rev 2 specific DownShift settings */
758 #define M88EC018_EPSCR_DOWNSHIFT_COUNTER_MASK 0x0E00
759 #define M88EC018_EPSCR_DOWNSHIFT_COUNTER_5X 0x0800
761 #define I82578_EPSCR_DOWNSHIFT_ENABLE 0x0020
762 #define I82578_EPSCR_DOWNSHIFT_COUNTER_MASK 0x001C
764 /* BME1000 PHY Specific Control Register */
765 #define BME1000_PSCR_ENABLE_DOWNSHIFT 0x0800 /* 1 = enable downshift */
768 #define PHY_PAGE_SHIFT 5
769 #define PHY_REG(page, reg) (((page) << PHY_PAGE_SHIFT) | \
770 ((reg) & MAX_PHY_REG_ADDRESS))
775 * 4-0: register offset
777 #define GG82563_PAGE_SHIFT 5
778 #define GG82563_REG(page, reg) \
779 (((page) << GG82563_PAGE_SHIFT) | ((reg) & MAX_PHY_REG_ADDRESS))
780 #define GG82563_MIN_ALT_REG 30
782 /* GG82563 Specific Registers */
783 #define GG82563_PHY_SPEC_CTRL \
784 GG82563_REG(0, 16) /* PHY Specific Control */
785 #define GG82563_PHY_PAGE_SELECT \
786 GG82563_REG(0, 22) /* Page Select */
787 #define GG82563_PHY_SPEC_CTRL_2 \
788 GG82563_REG(0, 26) /* PHY Specific Control 2 */
789 #define GG82563_PHY_PAGE_SELECT_ALT \
790 GG82563_REG(0, 29) /* Alternate Page Select */
792 #define GG82563_PHY_MAC_SPEC_CTRL \
793 GG82563_REG(2, 21) /* MAC Specific Control Register */
795 #define GG82563_PHY_DSP_DISTANCE \
796 GG82563_REG(5, 26) /* DSP Distance */
798 /* Page 193 - Port Control Registers */
799 #define GG82563_PHY_KMRN_MODE_CTRL \
800 GG82563_REG(193, 16) /* Kumeran Mode Control */
801 #define GG82563_PHY_PWR_MGMT_CTRL \
802 GG82563_REG(193, 20) /* Power Management Control */
804 /* Page 194 - KMRN Registers */
805 #define GG82563_PHY_INBAND_CTRL \
806 GG82563_REG(194, 18) /* Inband Control */
809 #define E1000_MDIC_REG_SHIFT 16
810 #define E1000_MDIC_PHY_SHIFT 21
811 #define E1000_MDIC_OP_WRITE 0x04000000
812 #define E1000_MDIC_OP_READ 0x08000000
813 #define E1000_MDIC_READY 0x10000000
814 #define E1000_MDIC_ERROR 0x40000000
817 #define E1000_GEN_POLL_TIMEOUT 640
819 #endif /* _E1000_DEFINES_H_ */
git.openpandora.org / pandora-kernel.git / blob