drivers/media/video/saa7127.c

   1 /*
   2  * saa7127 - Philips SAA7127/SAA7129 video encoder driver
   3  *
   4  * Copyright (C) 2003 Roy Bulter <rbulter@hetnet.nl>
   5  *
   6  * Based on SAA7126 video encoder driver by Gillem & Andreas Oberritter
   7  *
   8  * Copyright (C) 2000-2001 Gillem <htoa@gmx.net>
   9  * Copyright (C) 2002 Andreas Oberritter <obi@saftware.de>
  10  *
  11  * Based on Stadis 4:2:2 MPEG-2 Decoder Driver by Nathan Laredo
  12  *
  13  * Copyright (C) 1999 Nathan Laredo <laredo@gnu.org>
  14  *
  15  * This driver is designed for the Hauppauge 250/350 Linux driver
  16  * from the ivtv Project
  17  *
  18  * Copyright (C) 2003 Kevin Thayer <nufan_wfk@yahoo.com>
  19  *
  20  * Dual output support:
  21  * Copyright (C) 2004 Eric Varsanyi
  22  *
  23  * NTSC Tuning and 7.5 IRE Setup
  24  * Copyright (C) 2004  Chris Kennedy <c@groovy.org>
  25  *
  26  * VBI additions & cleanup:
  27  * Copyright (C) 2004, 2005 Hans Verkuil <hverkuil@xs4all.nl>
  28  *
  29  * Note: the saa7126 is identical to the saa7127, and the saa7128 is
  30  * identical to the saa7129, except that the saa7126 and saa7128 have
  31  * macrovision anti-taping support. This driver will almost certainly
  32  * work fine for those chips, except of course for the missing anti-taping
  33  * support.
  34  *
  35  * This program is free software; you can redistribute it and/or modify
  36  * it under the terms of the GNU General Public License as published by
  37  * the Free Software Foundation; either version 2 of the License, or
  38  * (at your option) any later version.
  39  *
  40  * This program is distributed in the hope that it will be useful,
  41  * but WITHOUT ANY WARRANTY; without even the implied warranty of
  42  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  43  * GNU General Public License for more details.
  44  *
  45  * You should have received a copy of the GNU General Public License
  46  * along with this program; if not, write to the Free Software
  47  * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  48  */
  49
  50
  51 #include <linux/kernel.h>
  52 #include <linux/module.h>
  53 #include <linux/slab.h>
  54 #include <linux/i2c.h>
  55 #include <linux/videodev2.h>
  56 #include <media/v4l2-device.h>
  57 #include <media/v4l2-chip-ident.h>
  58 #include <media/v4l2-i2c-drv.h>
  59 #include <media/saa7127.h>
  60
  61 static int debug;
  62 static int test_image;
  63
  64 MODULE_DESCRIPTION("Philips SAA7127/9 video encoder driver");
  65 MODULE_AUTHOR("Kevin Thayer, Chris Kennedy, Hans Verkuil");
  66 MODULE_LICENSE("GPL");
  67 module_param(debug, int, 0644);
  68 module_param(test_image, int, 0644);
  69 MODULE_PARM_DESC(debug, "debug level (0-2)");
  70 MODULE_PARM_DESC(test_image, "test_image (0-1)");
  71
  72
  73 /*
  74  * SAA7127 registers
  75  */
  76
  77 #define SAA7127_REG_STATUS                           0x00
  78 #define SAA7127_REG_WIDESCREEN_CONFIG                0x26
  79 #define SAA7127_REG_WIDESCREEN_ENABLE                0x27
  80 #define SAA7127_REG_BURST_START                      0x28
  81 #define SAA7127_REG_BURST_END                        0x29
  82 #define SAA7127_REG_COPYGEN_0                        0x2a
  83 #define SAA7127_REG_COPYGEN_1                        0x2b
  84 #define SAA7127_REG_COPYGEN_2                        0x2c
  85 #define SAA7127_REG_OUTPUT_PORT_CONTROL              0x2d
  86 #define SAA7127_REG_GAIN_LUMINANCE_RGB               0x38
  87 #define SAA7127_REG_GAIN_COLORDIFF_RGB               0x39
  88 #define SAA7127_REG_INPUT_PORT_CONTROL_1             0x3a
  89 #define SAA7129_REG_FADE_KEY_COL2                    0x4f
  90 #define SAA7127_REG_CHROMA_PHASE                     0x5a
  91 #define SAA7127_REG_GAINU                            0x5b
  92 #define SAA7127_REG_GAINV                            0x5c
  93 #define SAA7127_REG_BLACK_LEVEL                      0x5d
  94 #define SAA7127_REG_BLANKING_LEVEL                   0x5e
  95 #define SAA7127_REG_VBI_BLANKING                     0x5f
  96 #define SAA7127_REG_DAC_CONTROL                      0x61
  97 #define SAA7127_REG_BURST_AMP                        0x62
  98 #define SAA7127_REG_SUBC3                            0x63
  99 #define SAA7127_REG_SUBC2                            0x64
 100 #define SAA7127_REG_SUBC1                            0x65
 101 #define SAA7127_REG_SUBC0                            0x66
 102 #define SAA7127_REG_LINE_21_ODD_0                    0x67
 103 #define SAA7127_REG_LINE_21_ODD_1                    0x68
 104 #define SAA7127_REG_LINE_21_EVEN_0                   0x69
 105 #define SAA7127_REG_LINE_21_EVEN_1                   0x6a
 106 #define SAA7127_REG_RCV_PORT_CONTROL                 0x6b
 107 #define SAA7127_REG_VTRIG                            0x6c
 108 #define SAA7127_REG_HTRIG_HI                         0x6d
 109 #define SAA7127_REG_MULTI                            0x6e
 110 #define SAA7127_REG_CLOSED_CAPTION                   0x6f
 111 #define SAA7127_REG_RCV2_OUTPUT_START                0x70
 112 #define SAA7127_REG_RCV2_OUTPUT_END                  0x71
 113 #define SAA7127_REG_RCV2_OUTPUT_MSBS                 0x72
 114 #define SAA7127_REG_TTX_REQUEST_H_START              0x73
 115 #define SAA7127_REG_TTX_REQUEST_H_DELAY_LENGTH       0x74
 116 #define SAA7127_REG_CSYNC_ADVANCE_VSYNC_SHIFT        0x75
 117 #define SAA7127_REG_TTX_ODD_REQ_VERT_START           0x76
 118 #define SAA7127_REG_TTX_ODD_REQ_VERT_END             0x77
 119 #define SAA7127_REG_TTX_EVEN_REQ_VERT_START          0x78
 120 #define SAA7127_REG_TTX_EVEN_REQ_VERT_END            0x79
 121 #define SAA7127_REG_FIRST_ACTIVE                     0x7a
 122 #define SAA7127_REG_LAST_ACTIVE                      0x7b
 123 #define SAA7127_REG_MSB_VERTICAL                     0x7c
 124 #define SAA7127_REG_DISABLE_TTX_LINE_LO_0            0x7e
 125 #define SAA7127_REG_DISABLE_TTX_LINE_LO_1            0x7f
 126
 127 /*
 128  **********************************************************************
 129  *
 130  *  Arrays with configuration parameters for the SAA7127
 131  *
 132  **********************************************************************
 133  */
 134
 135 struct i2c_reg_value {
 136         unsigned char reg;
 137         unsigned char value;
 138 };
 139
 140 static const struct i2c_reg_value saa7129_init_config_extra[] = {
 141         { SAA7127_REG_OUTPUT_PORT_CONTROL,              0x38 },
 142         { SAA7127_REG_VTRIG,                            0xfa },
 143         { 0, 0 }
 144 };
 145
 146 static const struct i2c_reg_value saa7127_init_config_common[] = {
 147         { SAA7127_REG_WIDESCREEN_CONFIG,                0x0d },
 148         { SAA7127_REG_WIDESCREEN_ENABLE,                0x00 },
 149         { SAA7127_REG_COPYGEN_0,                        0x77 },
 150         { SAA7127_REG_COPYGEN_1,                        0x41 },
 151         { SAA7127_REG_COPYGEN_2,                        0x00 }, /* Macrovision enable/disable */
 152         { SAA7127_REG_OUTPUT_PORT_CONTROL,              0xbf },
 153         { SAA7127_REG_GAIN_LUMINANCE_RGB,               0x00 },
 154         { SAA7127_REG_GAIN_COLORDIFF_RGB,               0x00 },
 155         { SAA7127_REG_INPUT_PORT_CONTROL_1,             0x80 }, /* for color bars */
 156         { SAA7127_REG_LINE_21_ODD_0,                    0x77 },
 157         { SAA7127_REG_LINE_21_ODD_1,                    0x41 },
 158         { SAA7127_REG_LINE_21_EVEN_0,                   0x88 },
 159         { SAA7127_REG_LINE_21_EVEN_1,                   0x41 },
 160         { SAA7127_REG_RCV_PORT_CONTROL,                 0x12 },
 161         { SAA7127_REG_VTRIG,                            0xf9 },
 162         { SAA7127_REG_HTRIG_HI,                         0x00 },
 163         { SAA7127_REG_RCV2_OUTPUT_START,                0x41 },
 164         { SAA7127_REG_RCV2_OUTPUT_END,                  0xc3 },
 165         { SAA7127_REG_RCV2_OUTPUT_MSBS,                 0x00 },
 166         { SAA7127_REG_TTX_REQUEST_H_START,              0x3e },
 167         { SAA7127_REG_TTX_REQUEST_H_DELAY_LENGTH,       0xb8 },
 168         { SAA7127_REG_CSYNC_ADVANCE_VSYNC_SHIFT,        0x03 },
 169         { SAA7127_REG_TTX_ODD_REQ_VERT_START,           0x15 },
 170         { SAA7127_REG_TTX_ODD_REQ_VERT_END,             0x16 },
 171         { SAA7127_REG_TTX_EVEN_REQ_VERT_START,          0x15 },
 172         { SAA7127_REG_TTX_EVEN_REQ_VERT_END,            0x16 },
 173         { SAA7127_REG_FIRST_ACTIVE,                     0x1a },
 174         { SAA7127_REG_LAST_ACTIVE,                      0x01 },
 175         { SAA7127_REG_MSB_VERTICAL,                     0xc0 },
 176         { SAA7127_REG_DISABLE_TTX_LINE_LO_0,            0x00 },
 177         { SAA7127_REG_DISABLE_TTX_LINE_LO_1,            0x00 },
 178         { 0, 0 }
 179 };
 180
 181 #define SAA7127_60HZ_DAC_CONTROL 0x15
 182 static const struct i2c_reg_value saa7127_init_config_60hz[] = {
 183         { SAA7127_REG_BURST_START,                      0x19 },
 184         /* BURST_END is also used as a chip ID in saa7127_probe */
 185         { SAA7127_REG_BURST_END,                        0x1d },
 186         { SAA7127_REG_CHROMA_PHASE,                     0xa3 },
 187         { SAA7127_REG_GAINU,                            0x98 },
 188         { SAA7127_REG_GAINV,                            0xd3 },
 189         { SAA7127_REG_BLACK_LEVEL,                      0x39 },
 190         { SAA7127_REG_BLANKING_LEVEL,                   0x2e },
 191         { SAA7127_REG_VBI_BLANKING,                     0x2e },
 192         { SAA7127_REG_DAC_CONTROL,                      0x15 },
 193         { SAA7127_REG_BURST_AMP,                        0x4d },
 194         { SAA7127_REG_SUBC3,                            0x1f },
 195         { SAA7127_REG_SUBC2,                            0x7c },
 196         { SAA7127_REG_SUBC1,                            0xf0 },
 197         { SAA7127_REG_SUBC0,                            0x21 },
 198         { SAA7127_REG_MULTI,                            0x90 },
 199         { SAA7127_REG_CLOSED_CAPTION,                   0x11 },
 200         { 0, 0 }
 201 };
 202
 203 #define SAA7127_50HZ_PAL_DAC_CONTROL 0x02
 204 static struct i2c_reg_value saa7127_init_config_50hz_pal[] = {
 205         { SAA7127_REG_BURST_START,                      0x21 },
 206         /* BURST_END is also used as a chip ID in saa7127_probe */
 207         { SAA7127_REG_BURST_END,                        0x1d },
 208         { SAA7127_REG_CHROMA_PHASE,                     0x3f },
 209         { SAA7127_REG_GAINU,                            0x7d },
 210         { SAA7127_REG_GAINV,                            0xaf },
 211         { SAA7127_REG_BLACK_LEVEL,                      0x33 },
 212         { SAA7127_REG_BLANKING_LEVEL,                   0x35 },
 213         { SAA7127_REG_VBI_BLANKING,                     0x35 },
 214         { SAA7127_REG_DAC_CONTROL,                      0x02 },
 215         { SAA7127_REG_BURST_AMP,                        0x2f },
 216         { SAA7127_REG_SUBC3,                            0xcb },
 217         { SAA7127_REG_SUBC2,                            0x8a },
 218         { SAA7127_REG_SUBC1,                            0x09 },
 219         { SAA7127_REG_SUBC0,                            0x2a },
 220         { SAA7127_REG_MULTI,                            0xa0 },
 221         { SAA7127_REG_CLOSED_CAPTION,                   0x00 },
 222         { 0, 0 }
 223 };
 224
 225 #define SAA7127_50HZ_SECAM_DAC_CONTROL 0x08
 226 static struct i2c_reg_value saa7127_init_config_50hz_secam[] = {
 227         { SAA7127_REG_BURST_START,                      0x21 },
 228         /* BURST_END is also used as a chip ID in saa7127_probe */
 229         { SAA7127_REG_BURST_END,                        0x1d },
 230         { SAA7127_REG_CHROMA_PHASE,                     0x3f },
 231         { SAA7127_REG_GAINU,                            0x6a },
 232         { SAA7127_REG_GAINV,                            0x81 },
 233         { SAA7127_REG_BLACK_LEVEL,                      0x33 },
 234         { SAA7127_REG_BLANKING_LEVEL,                   0x35 },
 235         { SAA7127_REG_VBI_BLANKING,                     0x35 },
 236         { SAA7127_REG_DAC_CONTROL,                      0x08 },
 237         { SAA7127_REG_BURST_AMP,                        0x2f },
 238         { SAA7127_REG_SUBC3,                            0xb2 },
 239         { SAA7127_REG_SUBC2,                            0x3b },
 240         { SAA7127_REG_SUBC1,                            0xa3 },
 241         { SAA7127_REG_SUBC0,                            0x28 },
 242         { SAA7127_REG_MULTI,                            0x90 },
 243         { SAA7127_REG_CLOSED_CAPTION,                   0x00 },
 244         { 0, 0 }
 245 };
 246
 247 /*
 248  **********************************************************************
 249  *
 250  *  Encoder Struct, holds the configuration state of the encoder
 251  *
 252  **********************************************************************
 253  */
 254
 255 struct saa7127_state {
 256         struct v4l2_subdev sd;
 257         v4l2_std_id std;
 258         u32 ident;
 259         enum saa7127_input_type input_type;
 260         enum saa7127_output_type output_type;
 261         int video_enable;
 262         int wss_enable;
 263         u16 wss_mode;
 264         int cc_enable;
 265         u16 cc_data;
 266         int xds_enable;
 267         u16 xds_data;
 268         int vps_enable;
 269         u8 vps_data[5];
 270         u8 reg_2d;
 271         u8 reg_3a;
 272         u8 reg_3a_cb;   /* colorbar bit */
 273         u8 reg_61;
 274 };
 275
 276 static inline struct saa7127_state *to_state(struct v4l2_subdev *sd)
 277 {
 278         return container_of(sd, struct saa7127_state, sd);
 279 }
 280
 281 static const char * const output_strs[] =
 282 {
 283         "S-Video + Composite",
 284         "Composite",
 285         "S-Video",
 286         "RGB",
 287         "YUV C",
 288         "YUV V"
 289 };
 290
 291 static const char * const wss_strs[] = {
 292         "invalid",
 293         "letterbox 14:9 center",
 294         "letterbox 14:9 top",
 295         "invalid",
 296         "letterbox 16:9 top",
 297         "invalid",
 298         "invalid",
 299         "16:9 full format anamorphic",
 300         "4:3 full format",
 301         "invalid",
 302         "invalid",
 303         "letterbox 16:9 center",
 304         "invalid",
 305         "letterbox >16:9 center",
 306         "14:9 full format center",
 307         "invalid",
 308 };
 309
 310 /* ----------------------------------------------------------------------- */
 311
 312 static int saa7127_read(struct v4l2_subdev *sd, u8 reg)
 313 {
 314         struct i2c_client *client = v4l2_get_subdevdata(sd);
 315
 316         return i2c_smbus_read_byte_data(client, reg);
 317 }
 318
 319 /* ----------------------------------------------------------------------- */
 320
 321 static int saa7127_write(struct v4l2_subdev *sd, u8 reg, u8 val)
 322 {
 323         struct i2c_client *client = v4l2_get_subdevdata(sd);
 324         int i;
 325
 326         for (i = 0; i < 3; i++) {
 327                 if (i2c_smbus_write_byte_data(client, reg, val) == 0)
 328                         return 0;
 329         }
 330         v4l2_err(sd, "I2C Write Problem\n");
 331         return -1;
 332 }
 333
 334 /* ----------------------------------------------------------------------- */
 335
 336 static int saa7127_write_inittab(struct v4l2_subdev *sd,
 337                                  const struct i2c_reg_value *regs)
 338 {
 339         while (regs->reg != 0) {
 340                 saa7127_write(sd, regs->reg, regs->value);
 341                 regs++;
 342         }
 343         return 0;
 344 }
 345
 346 /* ----------------------------------------------------------------------- */
 347
 348 static int saa7127_set_vps(struct v4l2_subdev *sd, const struct v4l2_sliced_vbi_data *data)
 349 {
 350         struct saa7127_state *state = to_state(sd);
 351         int enable = (data->line != 0);
 352
 353         if (enable && (data->field != 0 || data->line != 16))
 354                 return -EINVAL;
 355         if (state->vps_enable != enable) {
 356                 v4l2_dbg(1, debug, sd, "Turn VPS Signal %s\n", enable ? "on" : "off");
 357                 saa7127_write(sd, 0x54, enable << 7);
 358                 state->vps_enable = enable;
 359         }
 360         if (!enable)
 361                 return 0;
 362
 363         state->vps_data[0] = data->data[2];
 364         state->vps_data[1] = data->data[8];
 365         state->vps_data[2] = data->data[9];
 366         state->vps_data[3] = data->data[10];
 367         state->vps_data[4] = data->data[11];
 368         v4l2_dbg(1, debug, sd, "Set VPS data %02x %02x %02x %02x %02x\n",
 369                 state->vps_data[0], state->vps_data[1],
 370                 state->vps_data[2], state->vps_data[3],
 371                 state->vps_data[4]);
 372         saa7127_write(sd, 0x55, state->vps_data[0]);
 373         saa7127_write(sd, 0x56, state->vps_data[1]);
 374         saa7127_write(sd, 0x57, state->vps_data[2]);
 375         saa7127_write(sd, 0x58, state->vps_data[3]);
 376         saa7127_write(sd, 0x59, state->vps_data[4]);
 377         return 0;
 378 }
 379
 380 /* ----------------------------------------------------------------------- */
 381
 382 static int saa7127_set_cc(struct v4l2_subdev *sd, const struct v4l2_sliced_vbi_data *data)
 383 {
 384         struct saa7127_state *state = to_state(sd);
 385         u16 cc = data->data[1] << 8 | data->data[0];
 386         int enable = (data->line != 0);
 387
 388         if (enable && (data->field != 0 || data->line != 21))
 389                 return -EINVAL;
 390         if (state->cc_enable != enable) {
 391                 v4l2_dbg(1, debug, sd,
 392                         "Turn CC %s\n", enable ? "on" : "off");
 393                 saa7127_write(sd, SAA7127_REG_CLOSED_CAPTION,
 394                         (state->xds_enable << 7) | (enable << 6) | 0x11);
 395                 state->cc_enable = enable;
 396         }
 397         if (!enable)
 398                 return 0;
 399
 400         v4l2_dbg(2, debug, sd, "CC data: %04x\n", cc);
 401         saa7127_write(sd, SAA7127_REG_LINE_21_ODD_0, cc & 0xff);
 402         saa7127_write(sd, SAA7127_REG_LINE_21_ODD_1, cc >> 8);
 403         state->cc_data = cc;
 404         return 0;
 405 }
 406
 407 /* ----------------------------------------------------------------------- */
 408
 409 static int saa7127_set_xds(struct v4l2_subdev *sd, const struct v4l2_sliced_vbi_data *data)
 410 {
 411         struct saa7127_state *state = to_state(sd);
 412         u16 xds = data->data[1] << 8 | data->data[0];
 413         int enable = (data->line != 0);
 414
 415         if (enable && (data->field != 1 || data->line != 21))
 416                 return -EINVAL;
 417         if (state->xds_enable != enable) {
 418                 v4l2_dbg(1, debug, sd, "Turn XDS %s\n", enable ? "on" : "off");
 419                 saa7127_write(sd, SAA7127_REG_CLOSED_CAPTION,
 420                                 (enable << 7) | (state->cc_enable << 6) | 0x11);
 421                 state->xds_enable = enable;
 422         }
 423         if (!enable)
 424                 return 0;
 425
 426         v4l2_dbg(2, debug, sd, "XDS data: %04x\n", xds);
 427         saa7127_write(sd, SAA7127_REG_LINE_21_EVEN_0, xds & 0xff);
 428         saa7127_write(sd, SAA7127_REG_LINE_21_EVEN_1, xds >> 8);
 429         state->xds_data = xds;
 430         return 0;
 431 }
 432
 433 /* ----------------------------------------------------------------------- */
 434
 435 static int saa7127_set_wss(struct v4l2_subdev *sd, const struct v4l2_sliced_vbi_data *data)
 436 {
 437         struct saa7127_state *state = to_state(sd);
 438         int enable = (data->line != 0);
 439
 440         if (enable && (data->field != 0 || data->line != 23))
 441                 return -EINVAL;
 442         if (state->wss_enable != enable) {
 443                 v4l2_dbg(1, debug, sd, "Turn WSS %s\n", enable ? "on" : "off");
 444                 saa7127_write(sd, 0x27, enable << 7);
 445                 state->wss_enable = enable;
 446         }
 447         if (!enable)
 448                 return 0;
 449
 450         saa7127_write(sd, 0x26, data->data[0]);
 451         saa7127_write(sd, 0x27, 0x80 | (data->data[1] & 0x3f));
 452         v4l2_dbg(1, debug, sd,
 453                 "WSS mode: %s\n", wss_strs[data->data[0] & 0xf]);
 454         state->wss_mode = (data->data[1] & 0x3f) << 8 | data->data[0];
 455         return 0;
 456 }
 457
 458 /* ----------------------------------------------------------------------- */
 459
 460 static int saa7127_set_video_enable(struct v4l2_subdev *sd, int enable)
 461 {
 462         struct saa7127_state *state = to_state(sd);
 463
 464         if (enable) {
 465                 v4l2_dbg(1, debug, sd, "Enable Video Output\n");
 466                 saa7127_write(sd, 0x2d, state->reg_2d);
 467                 saa7127_write(sd, 0x61, state->reg_61);
 468         } else {
 469                 v4l2_dbg(1, debug, sd, "Disable Video Output\n");
 470                 saa7127_write(sd, 0x2d, (state->reg_2d & 0xf0));
 471                 saa7127_write(sd, 0x61, (state->reg_61 | 0xc0));
 472         }
 473         state->video_enable = enable;
 474         return 0;
 475 }
 476
 477 /* ----------------------------------------------------------------------- */
 478
 479 static int saa7127_set_std(struct v4l2_subdev *sd, v4l2_std_id std)
 480 {
 481         struct saa7127_state *state = to_state(sd);
 482         const struct i2c_reg_value *inittab;
 483
 484         if (std & V4L2_STD_525_60) {
 485                 v4l2_dbg(1, debug, sd, "Selecting 60 Hz video Standard\n");
 486                 inittab = saa7127_init_config_60hz;
 487                 state->reg_61 = SAA7127_60HZ_DAC_CONTROL;
 488
 489         } else if (state->ident == V4L2_IDENT_SAA7129 &&
 490                    (std & V4L2_STD_SECAM) &&
 491                    !(std & (V4L2_STD_625_50 & ~V4L2_STD_SECAM))) {
 492
 493                 /* If and only if SECAM, with a SAA712[89] */
 494                 v4l2_dbg(1, debug, sd,
 495                          "Selecting 50 Hz SECAM video Standard\n");
 496                 inittab = saa7127_init_config_50hz_secam;
 497                 state->reg_61 = SAA7127_50HZ_SECAM_DAC_CONTROL;
 498
 499         } else {
 500                 v4l2_dbg(1, debug, sd, "Selecting 50 Hz PAL video Standard\n");
 501                 inittab = saa7127_init_config_50hz_pal;
 502                 state->reg_61 = SAA7127_50HZ_PAL_DAC_CONTROL;
 503         }
 504
 505         /* Write Table */
 506         saa7127_write_inittab(sd, inittab);
 507         state->std = std;
 508         return 0;
 509 }
 510
 511 /* ----------------------------------------------------------------------- */
 512
 513 static int saa7127_set_output_type(struct v4l2_subdev *sd, int output)
 514 {
 515         struct saa7127_state *state = to_state(sd);
 516
 517         switch (output) {
 518         case SAA7127_OUTPUT_TYPE_RGB:
 519                 state->reg_2d = 0x0f;   /* RGB + CVBS (for sync) */
 520                 state->reg_3a = 0x13;   /* by default switch YUV to RGB-matrix on */
 521                 break;
 522
 523         case SAA7127_OUTPUT_TYPE_COMPOSITE:
 524                 if (state->ident == V4L2_IDENT_SAA7129)
 525                         state->reg_2d = 0x20;   /* CVBS only */
 526                 else
 527                         state->reg_2d = 0x08;   /* 00001000 CVBS only, RGB DAC's off (high impedance mode) */
 528                 state->reg_3a = 0x13;   /* by default switch YUV to RGB-matrix on */
 529                 break;
 530
 531         case SAA7127_OUTPUT_TYPE_SVIDEO:
 532                 if (state->ident == V4L2_IDENT_SAA7129)
 533                         state->reg_2d = 0x18;   /* Y + C */
 534                 else
 535                         state->reg_2d = 0xff;   /*11111111  croma -> R, luma -> CVBS + G + B */
 536                 state->reg_3a = 0x13;   /* by default switch YUV to RGB-matrix on */
 537                 break;
 538
 539         case SAA7127_OUTPUT_TYPE_YUV_V:
 540                 state->reg_2d = 0x4f;   /* reg 2D = 01001111, all DAC's on, RGB + VBS */
 541                 state->reg_3a = 0x0b;   /* reg 3A = 00001011, bypass RGB-matrix */
 542                 break;
 543
 544         case SAA7127_OUTPUT_TYPE_YUV_C:
 545                 state->reg_2d = 0x0f;   /* reg 2D = 00001111, all DAC's on, RGB + CVBS */
 546                 state->reg_3a = 0x0b;   /* reg 3A = 00001011, bypass RGB-matrix */
 547                 break;
 548
 549         case SAA7127_OUTPUT_TYPE_BOTH:
 550                 if (state->ident == V4L2_IDENT_SAA7129)
 551                         state->reg_2d = 0x38;
 552                 else
 553                         state->reg_2d = 0xbf;
 554                 state->reg_3a = 0x13;   /* by default switch YUV to RGB-matrix on */
 555                 break;
 556
 557         default:
 558                 return -EINVAL;
 559         }
 560         v4l2_dbg(1, debug, sd,
 561                 "Selecting %s output type\n", output_strs[output]);
 562
 563         /* Configure Encoder */
 564         saa7127_write(sd, 0x2d, state->reg_2d);
 565         saa7127_write(sd, 0x3a, state->reg_3a | state->reg_3a_cb);
 566         state->output_type = output;
 567         return 0;
 568 }
 569
 570 /* ----------------------------------------------------------------------- */
 571
 572 static int saa7127_set_input_type(struct v4l2_subdev *sd, int input)
 573 {
 574         struct saa7127_state *state = to_state(sd);
 575
 576         switch (input) {
 577         case SAA7127_INPUT_TYPE_NORMAL: /* avia */
 578                 v4l2_dbg(1, debug, sd, "Selecting Normal Encoder Input\n");
 579                 state->reg_3a_cb = 0;
 580                 break;
 581
 582         case SAA7127_INPUT_TYPE_TEST_IMAGE:     /* color bar */
 583                 v4l2_dbg(1, debug, sd, "Selecting Color Bar generator\n");
 584                 state->reg_3a_cb = 0x80;
 585                 break;
 586
 587         default:
 588                 return -EINVAL;
 589         }
 590         saa7127_write(sd, 0x3a, state->reg_3a | state->reg_3a_cb);
 591         state->input_type = input;
 592         return 0;
 593 }
 594
 595 /* ----------------------------------------------------------------------- */
 596
 597 static int saa7127_s_std_output(struct v4l2_subdev *sd, v4l2_std_id std)
 598 {
 599         struct saa7127_state *state = to_state(sd);
 600
 601         if (state->std == std)
 602                 return 0;
 603         return saa7127_set_std(sd, std);
 604 }
 605
 606 static int saa7127_s_routing(struct v4l2_subdev *sd,
 607                              u32 input, u32 output, u32 config)
 608 {
 609         struct saa7127_state *state = to_state(sd);
 610         int rc = 0;
 611
 612         if (state->input_type != input)
 613                 rc = saa7127_set_input_type(sd, input);
 614         if (rc == 0 && state->output_type != output)
 615                 rc = saa7127_set_output_type(sd, output);
 616         return rc;
 617 }
 618
 619 static int saa7127_s_stream(struct v4l2_subdev *sd, int enable)
 620 {
 621         struct saa7127_state *state = to_state(sd);
 622
 623         if (state->video_enable == enable)
 624                 return 0;
 625         return saa7127_set_video_enable(sd, enable);
 626 }
 627
 628 static int saa7127_g_sliced_fmt(struct v4l2_subdev *sd, struct v4l2_sliced_vbi_format *fmt)
 629 {
 630         struct saa7127_state *state = to_state(sd);
 631
 632         memset(fmt, 0, sizeof(*fmt));
 633         if (state->vps_enable)
 634                 fmt->service_lines[0][16] = V4L2_SLICED_VPS;
 635         if (state->wss_enable)
 636                 fmt->service_lines[0][23] = V4L2_SLICED_WSS_625;
 637         if (state->cc_enable) {
 638                 fmt->service_lines[0][21] = V4L2_SLICED_CAPTION_525;
 639                 fmt->service_lines[1][21] = V4L2_SLICED_CAPTION_525;
 640         }
 641         fmt->service_set =
 642                 (state->vps_enable ? V4L2_SLICED_VPS : 0) |
 643                 (state->wss_enable ? V4L2_SLICED_WSS_625 : 0) |
 644                 (state->cc_enable ? V4L2_SLICED_CAPTION_525 : 0);
 645         return 0;
 646 }
 647
 648 static int saa7127_s_vbi_data(struct v4l2_subdev *sd, const struct v4l2_sliced_vbi_data *data)
 649 {
 650         switch (data->id) {
 651         case V4L2_SLICED_WSS_625:
 652                 return saa7127_set_wss(sd, data);
 653         case V4L2_SLICED_VPS:
 654                 return saa7127_set_vps(sd, data);
 655         case V4L2_SLICED_CAPTION_525:
 656                 if (data->field == 0)
 657                         return saa7127_set_cc(sd, data);
 658                 return saa7127_set_xds(sd, data);
 659         default:
 660                 return -EINVAL;
 661         }
 662         return 0;
 663 }
 664
 665 #ifdef CONFIG_VIDEO_ADV_DEBUG
 666 static int saa7127_g_register(struct v4l2_subdev *sd, struct v4l2_dbg_register *reg)
 667 {
 668         struct i2c_client *client = v4l2_get_subdevdata(sd);
 669
 670         if (!v4l2_chip_match_i2c_client(client, &reg->match))
 671                 return -EINVAL;
 672         if (!capable(CAP_SYS_ADMIN))
 673                 return -EPERM;
 674         reg->val = saa7127_read(sd, reg->reg & 0xff);
 675         reg->size = 1;
 676         return 0;
 677 }
 678
 679 static int saa7127_s_register(struct v4l2_subdev *sd, struct v4l2_dbg_register *reg)
 680 {
 681         struct i2c_client *client = v4l2_get_subdevdata(sd);
 682
 683         if (!v4l2_chip_match_i2c_client(client, &reg->match))
 684                 return -EINVAL;
 685         if (!capable(CAP_SYS_ADMIN))
 686                 return -EPERM;
 687         saa7127_write(sd, reg->reg & 0xff, reg->val & 0xff);
 688         return 0;
 689 }
 690 #endif
 691
 692 static int saa7127_g_chip_ident(struct v4l2_subdev *sd, struct v4l2_dbg_chip_ident *chip)
 693 {
 694         struct saa7127_state *state = to_state(sd);
 695         struct i2c_client *client = v4l2_get_subdevdata(sd);
 696
 697         return v4l2_chip_ident_i2c_client(client, chip, state->ident, 0);
 698 }
 699
 700 static int saa7127_log_status(struct v4l2_subdev *sd)
 701 {
 702         struct saa7127_state *state = to_state(sd);
 703
 704         v4l2_info(sd, "Standard: %s\n", (state->std & V4L2_STD_525_60) ? "60 Hz" : "50 Hz");
 705         v4l2_info(sd, "Input:    %s\n", state->input_type ?  "color bars" : "normal");
 706         v4l2_info(sd, "Output:   %s\n", state->video_enable ?
 707                         output_strs[state->output_type] : "disabled");
 708         v4l2_info(sd, "WSS:      %s\n", state->wss_enable ?
 709                         wss_strs[state->wss_mode] : "disabled");
 710         v4l2_info(sd, "VPS:      %s\n", state->vps_enable ? "enabled" : "disabled");
 711         v4l2_info(sd, "CC:       %s\n", state->cc_enable ? "enabled" : "disabled");
 712         return 0;
 713 }
 714
 715 /* ----------------------------------------------------------------------- */
 716
 717 static const struct v4l2_subdev_core_ops saa7127_core_ops = {
 718         .log_status = saa7127_log_status,
 719         .g_chip_ident = saa7127_g_chip_ident,
 720 #ifdef CONFIG_VIDEO_ADV_DEBUG
 721         .g_register = saa7127_g_register,
 722         .s_register = saa7127_s_register,
 723 #endif
 724 };
 725
 726 static const struct v4l2_subdev_video_ops saa7127_video_ops = {
 727         .s_std_output = saa7127_s_std_output,
 728         .s_routing = saa7127_s_routing,
 729         .s_stream = saa7127_s_stream,
 730 };
 731
 732 static const struct v4l2_subdev_vbi_ops saa7127_vbi_ops = {
 733         .s_vbi_data = saa7127_s_vbi_data,
 734         .g_sliced_fmt = saa7127_g_sliced_fmt,
 735 };
 736
 737 static const struct v4l2_subdev_ops saa7127_ops = {
 738         .core = &saa7127_core_ops,
 739         .video = &saa7127_video_ops,
 740         .vbi = &saa7127_vbi_ops,
 741 };
 742
 743 /* ----------------------------------------------------------------------- */
 744
 745 static int saa7127_probe(struct i2c_client *client,
 746                          const struct i2c_device_id *id)
 747 {
 748         struct saa7127_state *state;
 749         struct v4l2_subdev *sd;
 750         struct v4l2_sliced_vbi_data vbi = { 0, 0, 0, 0 };  /* set to disabled */
 751
 752         /* Check if the adapter supports the needed features */
 753         if (!i2c_check_functionality(client->adapter, I2C_FUNC_SMBUS_BYTE_DATA))
 754                 return -EIO;
 755
 756         v4l_dbg(1, debug, client, "detecting saa7127 client on address 0x%x\n",
 757                         client->addr << 1);
 758
 759         state = kzalloc(sizeof(struct saa7127_state), GFP_KERNEL);
 760         if (state == NULL)
 761                 return -ENOMEM;
 762
 763         sd = &state->sd;
 764         v4l2_i2c_subdev_init(sd, client, &saa7127_ops);
 765
 766         /* First test register 0: Bits 5-7 are a version ID (should be 0),
 767            and bit 2 should also be 0.
 768            This is rather general, so the second test is more specific and
 769            looks at the 'ending point of burst in clock cycles' which is
 770            0x1d after a reset and not expected to ever change. */
 771         if ((saa7127_read(sd, 0) & 0xe4) != 0 ||
 772                         (saa7127_read(sd, 0x29) & 0x3f) != 0x1d) {
 773                 v4l2_dbg(1, debug, sd, "saa7127 not found\n");
 774                 kfree(state);
 775                 return -ENODEV;
 776         }
 777
 778         if (id->driver_data) {  /* Chip type is already known */
 779                 state->ident = id->driver_data;
 780         } else {                /* Needs detection */
 781                 int read_result;
 782
 783                 /* Detect if it's an saa7129 */
 784                 read_result = saa7127_read(sd, SAA7129_REG_FADE_KEY_COL2);
 785                 saa7127_write(sd, SAA7129_REG_FADE_KEY_COL2, 0xaa);
 786                 if (saa7127_read(sd, SAA7129_REG_FADE_KEY_COL2) == 0xaa) {
 787                         saa7127_write(sd, SAA7129_REG_FADE_KEY_COL2,
 788                                         read_result);
 789                         state->ident = V4L2_IDENT_SAA7129;
 790                         strlcpy(client->name, "saa7129", I2C_NAME_SIZE);
 791                 } else {
 792                         state->ident = V4L2_IDENT_SAA7127;
 793                         strlcpy(client->name, "saa7127", I2C_NAME_SIZE);
 794                 }
 795         }
 796
 797         v4l2_info(sd, "%s found @ 0x%x (%s)\n", client->name,
 798                         client->addr << 1, client->adapter->name);
 799
 800         v4l2_dbg(1, debug, sd, "Configuring encoder\n");
 801         saa7127_write_inittab(sd, saa7127_init_config_common);
 802         saa7127_set_std(sd, V4L2_STD_NTSC);
 803         saa7127_set_output_type(sd, SAA7127_OUTPUT_TYPE_BOTH);
 804         saa7127_set_vps(sd, &vbi);
 805         saa7127_set_wss(sd, &vbi);
 806         saa7127_set_cc(sd, &vbi);
 807         saa7127_set_xds(sd, &vbi);
 808         if (test_image == 1)
 809                 /* The Encoder has an internal Colorbar generator */
 810                 /* This can be used for debugging */
 811                 saa7127_set_input_type(sd, SAA7127_INPUT_TYPE_TEST_IMAGE);
 812         else
 813                 saa7127_set_input_type(sd, SAA7127_INPUT_TYPE_NORMAL);
 814         saa7127_set_video_enable(sd, 1);
 815
 816         if (state->ident == V4L2_IDENT_SAA7129)
 817                 saa7127_write_inittab(sd, saa7129_init_config_extra);
 818         return 0;
 819 }
 820
 821 /* ----------------------------------------------------------------------- */
 822
 823 static int saa7127_remove(struct i2c_client *client)
 824 {
 825         struct v4l2_subdev *sd = i2c_get_clientdata(client);
 826
 827         v4l2_device_unregister_subdev(sd);
 828         /* Turn off TV output */
 829         saa7127_set_video_enable(sd, 0);
 830         kfree(to_state(sd));
 831         return 0;
 832 }
 833
 834 /* ----------------------------------------------------------------------- */
 835
 836 static struct i2c_device_id saa7127_id[] = {
 837         { "saa7127_auto", 0 },  /* auto-detection */
 838         { "saa7126", V4L2_IDENT_SAA7127 },
 839         { "saa7127", V4L2_IDENT_SAA7127 },
 840         { "saa7128", V4L2_IDENT_SAA7129 },
 841         { "saa7129", V4L2_IDENT_SAA7129 },
 842         { }
 843 };
 844 MODULE_DEVICE_TABLE(i2c, saa7127_id);
 845
 846 static struct v4l2_i2c_driver_data v4l2_i2c_data = {
 847         .name = "saa7127",
 848         .probe = saa7127_probe,
 849         .remove = saa7127_remove,
 850         .id_table = saa7127_id,
 851 };