2 * Radisys 82600 Embedded chipset Memory Controller kernel module
3 * (C) 2005 EADS Astrium
4 * This file may be distributed under the terms of the
5 * GNU General Public License.
7 * Written by Tim Small <tim@buttersideup.com>, based on work by Thayne
8 * Harbaugh, Dan Hollis <goemon at anime dot net> and others.
10 * $Id: edac_r82600.c,v 1.1.2.6 2005/10/05 00:43:44 dsp_llnl Exp $
12 * Written with reference to 82600 High Integration Dual PCI System
13 * Controller Data Book:
14 * www.radisys.com/files/support_downloads/007-01277-0002.82600DataBook.pdf
15 * references to this document given in []
18 #include <linux/module.h>
19 #include <linux/init.h>
20 #include <linux/pci.h>
21 #include <linux/pci_ids.h>
22 #include <linux/slab.h>
23 #include "edac_core.h"
25 #define R82600_REVISION " Ver: 2.0.2 " __DATE__
26 #define EDAC_MOD_STR "r82600_edac"
28 #define r82600_printk(level, fmt, arg...) \
29 edac_printk(level, "r82600", fmt, ##arg)
31 #define r82600_mc_printk(mci, level, fmt, arg...) \
32 edac_mc_chipset_printk(mci, level, "r82600", fmt, ##arg)
34 /* Radisys say "The 82600 integrates a main memory SDRAM controller that
35 * supports up to four banks of memory. The four banks can support a mix of
36 * sizes of 64 bit wide (72 bits with ECC) Synchronous DRAM (SDRAM) DIMMs,
37 * each of which can be any size from 16MB to 512MB. Both registered (control
38 * signals buffered) and unbuffered DIMM types are supported. Mixing of
39 * registered and unbuffered DIMMs as well as mixing of ECC and non-ECC DIMMs
40 * is not allowed. The 82600 SDRAM interface operates at the same frequency as
41 * the CPU bus, 66MHz, 100MHz or 133MHz."
44 #define R82600_NR_CSROWS 4
45 #define R82600_NR_CHANS 1
46 #define R82600_NR_DIMMS 4
48 #define R82600_BRIDGE_ID 0x8200
50 /* Radisys 82600 register addresses - device 0 function 0 - PCI bridge */
51 #define R82600_DRAMC 0x57 /* Various SDRAM related control bits
54 * 7 SDRAM ISA Hole Enable
55 * 6 Flash Page Mode Enable
56 * 5 ECC Enable: 1=ECC 0=noECC
57 * 4 DRAM DIMM Type: 1=
58 * 3 BIOS Alias Disable
59 * 2 SDRAM BIOS Flash Write Enable
60 * 1:0 SDRAM Refresh Rate: 00=Disabled
61 * 01=7.8usec (256Mbit SDRAMs)
62 * 10=15.6us 11=125usec
65 #define R82600_SDRAMC 0x76 /* "SDRAM Control Register"
66 * More SDRAM related control bits
71 * 7:5 Special SDRAM Mode Select
75 * 1=Drive ECC bits to 0 during
76 * write cycles (i.e. ECC test mode)
78 * 0=Normal ECC functioning
80 * 3 Enhanced Paging Enable
82 * 2 CAS# Latency 0=3clks 1=2clks
84 * 1 RAS# to CAS# Delay 0=3 1=2
86 * 0 RAS# Precharge 0=3 1=2
89 #define R82600_EAP 0x80 /* ECC Error Address Pointer Register
91 * 31 Disable Hardware Scrubbing (RW)
92 * 0=Scrub on corrected read
93 * 1=Don't scrub on corrected read
95 * 30:12 Error Address Pointer (RO)
96 * Upper 19 bits of error address
98 * 11:4 Syndrome Bits (RO)
100 * 3 BSERR# on multibit error (RW)
103 * 2 NMI on Single Bit Eror (RW)
104 * 1=NMI triggered by SBE n.b. other
106 * 0=NMI not triggered
109 * read 1=MBE at EAP (see above)
110 * read 0=no MBE, or SBE occurred first
111 * write 1=Clear MBE status (must also
116 * read 1=SBE at EAP (see above)
117 * read 0=no SBE, or MBE occurred first
118 * write 1=Clear SBE status (must also
123 #define R82600_DRBA 0x60 /* + 0x60..0x63 SDRAM Row Boundry Address
126 * 7:0 Address lines 30:24 - upper limit of
130 struct r82600_error_info {
134 static unsigned int disable_hardware_scrub = 0;
136 static void r82600_get_error_info(struct mem_ctl_info *mci,
137 struct r82600_error_info *info)
139 struct pci_dev *pdev;
141 pdev = to_pci_dev(mci->dev);
142 pci_read_config_dword(pdev, R82600_EAP, &info->eapr);
144 if (info->eapr & BIT(0))
145 /* Clear error to allow next error to be reported [p.62] */
146 pci_write_bits32(pdev, R82600_EAP,
147 ((u32) BIT(0) & (u32) BIT(1)),
148 ((u32) BIT(0) & (u32) BIT(1)));
150 if (info->eapr & BIT(1))
151 /* Clear error to allow next error to be reported [p.62] */
152 pci_write_bits32(pdev, R82600_EAP,
153 ((u32) BIT(0) & (u32) BIT(1)),
154 ((u32) BIT(0) & (u32) BIT(1)));
157 static int r82600_process_error_info(struct mem_ctl_info *mci,
158 struct r82600_error_info *info,
167 /* bits 30:12 store the upper 19 bits of the 32 bit error address */
168 eapaddr = ((info->eapr >> 12) & 0x7FFF) << 13;
169 /* Syndrome in bits 11:4 [p.62] */
170 syndrome = (info->eapr >> 4) & 0xFF;
172 /* the R82600 reports at less than page *
173 * granularity (upper 19 bits only) */
174 page = eapaddr >> PAGE_SHIFT;
176 if (info->eapr & BIT(0)) { /* CE? */
180 edac_mc_handle_ce(mci, page, 0, /* not avail */
181 syndrome, edac_mc_find_csrow_by_page(mci, page), 0, /* channel */
185 if (info->eapr & BIT(1)) { /* UE? */
189 /* 82600 doesn't give enough info */
190 edac_mc_handle_ue(mci, page, 0,
191 edac_mc_find_csrow_by_page(mci, page),
198 static void r82600_check(struct mem_ctl_info *mci)
200 struct r82600_error_info info;
202 debugf1("MC%d: %s()\n", mci->mc_idx, __func__);
203 r82600_get_error_info(mci, &info);
204 r82600_process_error_info(mci, &info, 1);
207 static inline int ecc_enabled(u8 dramcr)
209 return dramcr & BIT(5);
212 static void r82600_init_csrows(struct mem_ctl_info *mci, struct pci_dev *pdev,
215 struct csrow_info *csrow;
217 u8 drbar; /* SDRAM Row Boundry Address Register */
218 u32 row_high_limit, row_high_limit_last;
219 u32 reg_sdram, ecc_on, row_base;
221 ecc_on = ecc_enabled(dramcr);
222 reg_sdram = dramcr & BIT(4);
223 row_high_limit_last = 0;
225 for (index = 0; index < mci->nr_csrows; index++) {
226 csrow = &mci->csrows[index];
228 /* find the DRAM Chip Select Base address and mask */
229 pci_read_config_byte(pdev, R82600_DRBA + index, &drbar);
231 debugf1("%s() Row=%d DRBA = %#0x\n", __func__, index, drbar);
233 row_high_limit = ((u32) drbar << 24);
234 /* row_high_limit = ((u32)drbar << 24) | 0xffffffUL; */
236 debugf1("%s() Row=%d, Boundry Address=%#0x, Last = %#0x\n",
237 __func__, index, row_high_limit, row_high_limit_last);
239 /* Empty row [p.57] */
240 if (row_high_limit == row_high_limit_last)
243 row_base = row_high_limit_last;
245 csrow->first_page = row_base >> PAGE_SHIFT;
246 csrow->last_page = (row_high_limit >> PAGE_SHIFT) - 1;
247 csrow->nr_pages = csrow->last_page - csrow->first_page + 1;
248 /* Error address is top 19 bits - so granularity is *
250 csrow->grain = 1 << 14;
251 csrow->mtype = reg_sdram ? MEM_RDDR : MEM_DDR;
252 /* FIXME - check that this is unknowable with this chipset */
253 csrow->dtype = DEV_UNKNOWN;
255 /* Mode is global on 82600 */
256 csrow->edac_mode = ecc_on ? EDAC_SECDED : EDAC_NONE;
257 row_high_limit_last = row_high_limit;
261 static int r82600_probe1(struct pci_dev *pdev, int dev_idx)
263 struct mem_ctl_info *mci;
267 u32 sdram_refresh_rate;
268 struct r82600_error_info discard;
270 debugf0("%s()\n", __func__);
271 pci_read_config_byte(pdev, R82600_DRAMC, &dramcr);
272 pci_read_config_dword(pdev, R82600_EAP, &eapr);
273 scrub_disabled = eapr & BIT(31);
274 sdram_refresh_rate = dramcr & (BIT(0) | BIT(1));
275 debugf2("%s(): sdram refresh rate = %#0x\n", __func__,
277 debugf2("%s(): DRAMC register = %#0x\n", __func__, dramcr);
278 mci = edac_mc_alloc(0, R82600_NR_CSROWS, R82600_NR_CHANS);
283 debugf0("%s(): mci = %p\n", __func__, mci);
284 mci->dev = &pdev->dev;
285 mci->mtype_cap = MEM_FLAG_RDDR | MEM_FLAG_DDR;
286 mci->edac_ctl_cap = EDAC_FLAG_NONE | EDAC_FLAG_EC | EDAC_FLAG_SECDED;
287 /* FIXME try to work out if the chip leads have been used for COM2
288 * instead on this board? [MA6?] MAYBE:
291 /* On the R82600, the pins for memory bits 72:65 - i.e. the *
292 * EC bits are shared with the pins for COM2 (!), so if COM2 *
293 * is enabled, we assume COM2 is wired up, and thus no EDAC *
295 mci->edac_cap = EDAC_FLAG_NONE | EDAC_FLAG_EC | EDAC_FLAG_SECDED;
297 if (ecc_enabled(dramcr)) {
299 debugf3("%s(): mci = %p - Scrubbing disabled! EAP: "
300 "%#0x\n", __func__, mci, eapr);
302 mci->edac_cap = EDAC_FLAG_NONE;
304 mci->mod_name = EDAC_MOD_STR;
305 mci->mod_ver = R82600_REVISION;
306 mci->ctl_name = "R82600";
307 mci->dev_name = pci_name(pdev);
308 mci->edac_check = r82600_check;
309 mci->ctl_page_to_phys = NULL;
310 r82600_init_csrows(mci, pdev, dramcr);
311 r82600_get_error_info(mci, &discard); /* clear counters */
313 /* Here we assume that we will never see multiple instances of this
314 * type of memory controller. The ID is therefore hardcoded to 0.
316 if (edac_mc_add_mc(mci, 0)) {
317 debugf3("%s(): failed edac_mc_add_mc()\n", __func__);
321 /* get this far and it's successful */
323 if (disable_hardware_scrub) {
324 debugf3("%s(): Disabling Hardware Scrub (scrub on error)\n",
326 pci_write_bits32(pdev, R82600_EAP, BIT(31), BIT(31));
329 debugf3("%s(): success\n", __func__);
337 /* returns count (>= 0), or negative on error */
338 static int __devinit r82600_init_one(struct pci_dev *pdev,
339 const struct pci_device_id *ent)
341 debugf0("%s()\n", __func__);
343 /* don't need to call pci_device_enable() */
344 return r82600_probe1(pdev, ent->driver_data);
347 static void __devexit r82600_remove_one(struct pci_dev *pdev)
349 struct mem_ctl_info *mci;
351 debugf0("%s()\n", __func__);
353 if ((mci = edac_mc_del_mc(&pdev->dev)) == NULL)
359 static const struct pci_device_id r82600_pci_tbl[] __devinitdata = {
361 PCI_DEVICE(PCI_VENDOR_ID_RADISYS, R82600_BRIDGE_ID)
365 } /* 0 terminated list. */
368 MODULE_DEVICE_TABLE(pci, r82600_pci_tbl);
370 static struct pci_driver r82600_driver = {
371 .name = EDAC_MOD_STR,
372 .probe = r82600_init_one,
373 .remove = __devexit_p(r82600_remove_one),
374 .id_table = r82600_pci_tbl,
377 static int __init r82600_init(void)
379 return pci_register_driver(&r82600_driver);
382 static void __exit r82600_exit(void)
384 pci_unregister_driver(&r82600_driver);
387 module_init(r82600_init);
388 module_exit(r82600_exit);
390 MODULE_LICENSE("GPL");
391 MODULE_AUTHOR("Tim Small <tim@buttersideup.com> - WPAD Ltd. "
392 "on behalf of EADS Astrium");
393 MODULE_DESCRIPTION("MC support for Radisys 82600 memory controllers");
395 module_param(disable_hardware_scrub, bool, 0644);
396 MODULE_PARM_DESC(disable_hardware_scrub,
397 "If set, disable the chipset's automatic scrub for CEs");