spi/xilinx: Support cores with no interrupt