Blackfin: add CPLB entries for Core B on-chip L1 SRAM regions