config: Add a default CONFIG_SYS_PROMPT
[pandora-u-boot.git] / include / configs / actux1.h
1 /*
2  * (C) Copyright 2007
3  * Michael Schwingen, michael@schwingen.org
4  *
5  * Configuration settings for the AcTux-1 board.
6  *
7  * SPDX-License-Identifier:     GPL-2.0+
8  */
9
10 #ifndef __CONFIG_H
11 #define __CONFIG_H
12
13 #define CONFIG_IXP425                   1
14 #define CONFIG_ACTUX1                   1
15
16 #define CONFIG_MACH_TYPE                1479
17
18 #define CONFIG_DISPLAY_CPUINFO          1
19 #define CONFIG_DISPLAY_BOARDINFO        1
20
21 #define CONFIG_IXP_SERIAL
22 #define CONFIG_SYS_IXP425_CONSOLE               IXP425_UART2
23 #define CONFIG_BAUDRATE                 115200
24 #define CONFIG_BOOTDELAY                3
25 #define CONFIG_ZERO_BOOTDELAY_CHECK     /* check for keypress on bootdelay==0 */
26 #define CONFIG_BOARD_EARLY_INIT_F       1
27 #define CONFIG_SYS_LDSCRIPT     "board/actux1/u-boot.lds"
28
29 /***************************************************************
30  * U-boot generic defines start here.
31  ***************************************************************/
32 /*
33  * Size of malloc() pool
34  */
35 #define CONFIG_SYS_MALLOC_LEN                   (CONFIG_ENV_SIZE + 128*1024)
36
37 /* allow to overwrite serial and ethaddr */
38 #define CONFIG_ENV_OVERWRITE
39
40 /* Command line configuration. */
41 #include <config_cmd_default.h>
42
43 #define CONFIG_CMD_ELF
44 #ifdef CONFIG_PCI
45 #define CONFIG_CMD_PCI
46 #define CONFIG_PCI_PNP
47 #define CONFIG_IXP_PCI
48 #define CONFIG_PCI_SCAN_SHOW
49 #define CONFIG_CMD_PCI_ENUM
50 #endif
51
52 #define CONFIG_BOOTCOMMAND              "run boot_flash"
53 /* enable passing of ATAGs */
54 #define CONFIG_CMDLINE_TAG              1
55 #define CONFIG_SETUP_MEMORY_TAGS        1
56 #define CONFIG_INITRD_TAG               1
57 #define CONFIG_REVISION_TAG             1
58
59 #if defined(CONFIG_CMD_KGDB)
60 # define CONFIG_KGDB_BAUDRATE           230400
61 /* which serial port to use */
62 # define CONFIG_KGDB_SER_INDEX          1
63 #endif
64
65 /* Miscellaneous configurable options */
66 #define CONFIG_SYS_LONGHELP
67 /* Console I/O Buffer Size */
68 #define CONFIG_SYS_CBSIZE                       256
69 /* Print Buffer Size */
70 #define CONFIG_SYS_PBSIZE                       (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
71 /* max number of command args */
72 #define CONFIG_SYS_MAXARGS                      16
73 /* Boot Argument Buffer Size */
74 #define CONFIG_SYS_BARGSIZE                     CONFIG_SYS_CBSIZE
75
76 #define CONFIG_SYS_MEMTEST_START                0x00400000
77 #define CONFIG_SYS_MEMTEST_END                  0x00800000
78
79 /* timer clock - 2* OSC_IN system clock */
80 #define CONFIG_IXP425_TIMER_CLK                 66666666
81 #define CONFIG_SYS_HZ                           1000
82
83 /* default load address */
84 #define CONFIG_SYS_LOAD_ADDR                    0x00010000
85
86 /* valid baudrates */
87 #define CONFIG_SYS_BAUDRATE_TABLE               { 9600, 19200, 38400, 57600,    \
88                                           115200, 230400 }
89 #define CONFIG_SERIAL_RTS_ACTIVE        1
90
91 /* Expansion bus settings */
92 #define CONFIG_SYS_EXP_CS0                      0xbd113842
93
94 /* SDRAM settings */
95 #define CONFIG_NR_DRAM_BANKS            1
96 #define PHYS_SDRAM_1                    0x00000000
97 #define CONFIG_SYS_SDRAM_BASE                   0x00000000
98
99 #ifdef CONFIG_RAM_32MB
100 # define CONFIG_SYS_SDR_CONFIG                  0x18
101 # define PHYS_SDRAM_1_SIZE              0x02000000
102 # define CONFIG_SYS_SDRAM_REFRESH_CNT           0x81a
103 # define CONFIG_SYS_SDR_MODE_CONFIG             0x1
104 # define CONFIG_SYS_DRAM_SIZE                   0x02000000
105 #else /* 16MB SDRAM */
106 # define CONFIG_SYS_SDR_CONFIG                  0x3A
107 # define PHYS_SDRAM_1_SIZE              0x01000000
108 # define CONFIG_SYS_SDRAM_REFRESH_CNT           0x81a
109 # define CONFIG_SYS_SDR_MODE_CONFIG             0x1
110 # define CONFIG_SYS_DRAM_SIZE                   0x01000000
111 #endif
112
113 /* FLASH organization */
114 #define CONFIG_SYS_TEXT_BASE            0x50000000
115 #ifdef CONFIG_FLASH2X2
116 # define CONFIG_SYS_MAX_FLASH_BANKS             2
117 /* max number of sectors on one chip */
118 # define CONFIG_SYS_MAX_FLASH_SECT              40
119 # define PHYS_FLASH_1                   0x50000000
120 # define PHYS_FLASH_2                   0x50200000
121 # define CONFIG_SYS_FLASH_BANKS_LIST            { PHYS_FLASH_1, PHYS_FLASH_2 }
122 #endif
123 #ifdef CONFIG_FLASH1X8
124 # define CONFIG_SYS_MAX_FLASH_BANKS             1
125 /* max number of sectors on one chip */
126 # define CONFIG_SYS_MAX_FLASH_SECT              140
127 # define PHYS_FLASH_1                   0x50000000
128 # define CONFIG_SYS_FLASH_BANKS_LIST            { PHYS_FLASH_1 }
129 #endif
130
131 #define CONFIG_SYS_FLASH_BASE                   PHYS_FLASH_1
132 #define CONFIG_SYS_MONITOR_BASE         PHYS_FLASH_1
133 #define CONFIG_SYS_MONITOR_LEN                  (256 << 10)
134 #define CONFIG_BOARD_SIZE_LIMIT                 262144
135
136 /* Use common CFI driver */
137 #define CONFIG_SYS_FLASH_CFI
138 #define CONFIG_FLASH_CFI_DRIVER
139 /* no byte writes on IXP4xx */
140 #define CONFIG_SYS_FLASH_CFI_WIDTH              FLASH_CFI_16BIT
141 /* print 'E' for empty sector on flinfo */
142 #define CONFIG_SYS_FLASH_EMPTY_INFO
143
144 /* Ethernet */
145
146 /* include IXP4xx NPE support */
147 #define CONFIG_IXP4XX_NPE               1
148 /* NPE0 PHY address */
149 #define CONFIG_PHY_ADDR                 0
150 /* NPE1 PHY address (HW Release E only) */
151 #define CONFIG_PHY1_ADDR                1
152 /* MII PHY management */
153 #define CONFIG_MII                      1
154 /* Number of ethernet rx buffers & descriptors */
155 #define CONFIG_SYS_RX_ETH_BUFFER                16
156 #define CONFIG_RESET_PHY_R              1
157
158 #define CONFIG_HAS_ETH1                 1
159
160 #define CONFIG_CMD_DHCP
161 #define CONFIG_CMD_NET
162 #define CONFIG_CMD_MII
163 #define CONFIG_CMD_PING
164 #undef  CONFIG_CMD_NFS
165
166 /* BOOTP options */
167 #define CONFIG_BOOTP_BOOTFILESIZE
168 #define CONFIG_BOOTP_BOOTPATH
169 #define CONFIG_BOOTP_GATEWAY
170 #define CONFIG_BOOTP_HOSTNAME
171
172 /* Cache Configuration */
173 #define CONFIG_SYS_CACHELINE_SIZE               32
174
175 /*
176  * environment organization:
177  * one flash sector, embedded in uboot area (bottom bootblock flash)
178  */
179 #define CONFIG_ENV_IS_IN_FLASH          1
180 #define CONFIG_ENV_SIZE                 0x2000
181 #define CONFIG_ENV_ADDR                 (PHYS_FLASH_1 + 0x4000)
182 #define CONFIG_SYS_USE_PPCENV                   1
183
184 #define CONFIG_EXTRA_ENV_SETTINGS                                       \
185         "npe_ucode=50040000\0"                                          \
186         "mtd=IXP4XX-Flash.0:256k(uboot),64k(ucode),1152k(linux),-(root)\0" \
187         "kerneladdr=50050000\0"                                         \
188         "kernelfile=actux1/uImage\0"                                    \
189         "rootfile=actux1/rootfs\0"                                      \
190         "rootaddr=50170000\0"                                           \
191         "loadaddr=10000\0"                                              \
192         "updateboot_ser=mw.b 10000 ff 40000;"                           \
193         " loady ${loadaddr};"                                           \
194         " run eraseboot writeboot\0"                                    \
195         "updateboot_net=mw.b 10000 ff 40000;"                           \
196         " tftp ${loadaddr} actux1/u-boot.bin;"                          \
197         " run eraseboot writeboot\0"                                    \
198         "eraseboot=protect off 50000000 50003fff;"                      \
199         " protect off 50006000 5003ffff;"                               \
200         " erase 50000000 50003fff;"                                     \
201         " erase 50006000 5003ffff\0"                                    \
202         "writeboot=cp.b 10000 50000000 4000;"                           \
203         " cp.b 16000 50006000 3a000\0"                                  \
204         "updateucode=loady;"                                            \
205         " era ${npe_ucode} +${filesize};"                               \
206         " cp.b ${loadaddr} ${npe_ucode} ${filesize}\0"                  \
207         "updateroot=tftp ${loadaddr} ${rootfile};"                      \
208         " era ${rootaddr} +${filesize};"                                \
209         " cp.b ${loadaddr} ${rootaddr} ${filesize}\0"                   \
210         "updatekern=tftp ${loadaddr} ${kernelfile};"                    \
211         " era ${kerneladdr} +${filesize};"                              \
212         " cp.b ${loadaddr} ${kerneladdr} ${filesize}\0"                 \
213         "flashargs=setenv bootargs mtdparts=${mtd} root=/dev/mtdblock3" \
214         " rootfstype=squashfs,jffs2 init=/etc/preinit\0"                \
215         "netargs=setenv bootargs mtdparts=${mtd} root=/dev/mtdblock3"   \
216         " rootfstype=squashfs,jffs2 init=/etc/preinit\0"                \
217         "addtty=setenv bootargs ${bootargs} console=ttyS1,${baudrate}\0" \
218         "addeth=setenv bootargs ${bootargs} ethaddr=${ethaddr}\0"       \
219         "boot_flash=run flashargs addtty addeth;"                       \
220         " bootm ${kerneladdr}\0"                                        \
221         "boot_net=run netargs addtty addeth;"                           \
222         " tftpboot ${loadaddr} ${kernelfile};"                          \
223         " bootm\0"
224
225 /* additions for new relocation code, must be added to all boards */
226 #define CONFIG_SYS_INIT_SP_ADDR                                         \
227         (CONFIG_SYS_SDRAM_BASE + 0x1000 - GENERATED_GBL_DATA_SIZE)
228
229 #endif /* __CONFIG_H */