2 * spi_bitbang.c - polling/bitbanging SPI master controller driver utilities
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License as published by
6 * the Free Software Foundation; either version 2 of the License, or
7 * (at your option) any later version.
9 * This program is distributed in the hope that it will be useful,
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of
11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
12 * GNU General Public License for more details.
14 * You should have received a copy of the GNU General Public License
15 * along with this program; if not, write to the Free Software
16 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
19 #include <linux/config.h>
20 #include <linux/init.h>
21 #include <linux/spinlock.h>
22 #include <linux/workqueue.h>
23 #include <linux/interrupt.h>
24 #include <linux/delay.h>
25 #include <linux/errno.h>
26 #include <linux/platform_device.h>
28 #include <linux/spi/spi.h>
29 #include <linux/spi/spi_bitbang.h>
32 /*----------------------------------------------------------------------*/
35 * FIRST PART (OPTIONAL): word-at-a-time spi_transfer support.
36 * Use this for GPIO or shift-register level hardware APIs.
38 * spi_bitbang_cs is in spi_device->controller_state, which is unavailable
39 * to glue code. These bitbang setup() and cleanup() routines are always
40 * used, though maybe they're called from controller-aware code.
42 * chipselect() and friends may use use spi_device->controller_data and
43 * controller registers as appropriate.
46 * NOTE: SPI controller pins can often be used as GPIO pins instead,
47 * which means you could use a bitbang driver either to get hardware
48 * working quickly, or testing for differences that aren't speed related.
51 struct spi_bitbang_cs {
52 unsigned nsecs; /* (clock cycle time)/2 */
53 u32 (*txrx_word)(struct spi_device *spi, unsigned nsecs,
55 unsigned (*txrx_bufs)(struct spi_device *,
57 struct spi_device *spi,
60 unsigned, struct spi_transfer *);
63 static unsigned bitbang_txrx_8(
64 struct spi_device *spi,
65 u32 (*txrx_word)(struct spi_device *spi,
69 struct spi_transfer *t
71 unsigned bits = spi->bits_per_word;
72 unsigned count = t->len;
73 const u8 *tx = t->tx_buf;
76 while (likely(count > 0)) {
81 word = txrx_word(spi, ns, word, bits);
86 return t->len - count;
89 static unsigned bitbang_txrx_16(
90 struct spi_device *spi,
91 u32 (*txrx_word)(struct spi_device *spi,
95 struct spi_transfer *t
97 unsigned bits = spi->bits_per_word;
98 unsigned count = t->len;
99 const u16 *tx = t->tx_buf;
102 while (likely(count > 1)) {
107 word = txrx_word(spi, ns, word, bits);
112 return t->len - count;
115 static unsigned bitbang_txrx_32(
116 struct spi_device *spi,
117 u32 (*txrx_word)(struct spi_device *spi,
121 struct spi_transfer *t
123 unsigned bits = spi->bits_per_word;
124 unsigned count = t->len;
125 const u32 *tx = t->tx_buf;
128 while (likely(count > 3)) {
133 word = txrx_word(spi, ns, word, bits);
138 return t->len - count;
141 int spi_bitbang_setup_transfer(struct spi_device *spi, struct spi_transfer *t)
143 struct spi_bitbang_cs *cs = spi->controller_state;
148 bits_per_word = t->bits_per_word;
155 /* spi_transfer level calls that work per-word */
157 bits_per_word = spi->bits_per_word;
158 if (bits_per_word <= 8)
159 cs->txrx_bufs = bitbang_txrx_8;
160 else if (bits_per_word <= 16)
161 cs->txrx_bufs = bitbang_txrx_16;
162 else if (bits_per_word <= 32)
163 cs->txrx_bufs = bitbang_txrx_32;
167 /* nsecs = (clock period)/2 */
169 hz = spi->max_speed_hz;
170 cs->nsecs = (1000000000/2) / hz;
171 if (cs->nsecs > MAX_UDELAY_MS * 1000)
176 EXPORT_SYMBOL_GPL(spi_bitbang_setup_transfer);
179 * spi_bitbang_setup - default setup for per-word I/O loops
181 int spi_bitbang_setup(struct spi_device *spi)
183 struct spi_bitbang_cs *cs = spi->controller_state;
184 struct spi_bitbang *bitbang;
187 if (!spi->max_speed_hz)
191 cs = kzalloc(sizeof *cs, SLAB_KERNEL);
194 spi->controller_state = cs;
196 bitbang = spi_master_get_devdata(spi->master);
198 if (!spi->bits_per_word)
199 spi->bits_per_word = 8;
201 /* per-word shift register access, in hardware or bitbanging */
202 cs->txrx_word = bitbang->txrx_word[spi->mode & (SPI_CPOL|SPI_CPHA)];
206 retval = spi_bitbang_setup_transfer(spi, NULL);
210 dev_dbg(&spi->dev, "%s, mode %d, %u bits/w, %u nsec\n",
211 __FUNCTION__, spi->mode & (SPI_CPOL | SPI_CPHA),
212 spi->bits_per_word, 2 * cs->nsecs);
214 /* NOTE we _need_ to call chipselect() early, ideally with adapter
215 * setup, unless the hardware defaults cooperate to avoid confusion
216 * between normal (active low) and inverted chipselects.
219 /* deselect chip (low or high) */
220 spin_lock(&bitbang->lock);
221 if (!bitbang->busy) {
222 bitbang->chipselect(spi, BITBANG_CS_INACTIVE);
225 spin_unlock(&bitbang->lock);
229 EXPORT_SYMBOL_GPL(spi_bitbang_setup);
232 * spi_bitbang_cleanup - default cleanup for per-word I/O loops
234 void spi_bitbang_cleanup(const struct spi_device *spi)
236 kfree(spi->controller_state);
238 EXPORT_SYMBOL_GPL(spi_bitbang_cleanup);
240 static int spi_bitbang_bufs(struct spi_device *spi, struct spi_transfer *t)
242 struct spi_bitbang_cs *cs = spi->controller_state;
243 unsigned nsecs = cs->nsecs;
245 return cs->txrx_bufs(spi, cs->txrx_word, nsecs, t);
248 /*----------------------------------------------------------------------*/
251 * SECOND PART ... simple transfer queue runner.
253 * This costs a task context per controller, running the queue by
254 * performing each transfer in sequence. Smarter hardware can queue
255 * several DMA transfers at once, and process several controller queues
256 * in parallel; this driver doesn't match such hardware very well.
258 * Drivers can provide word-at-a-time i/o primitives, or provide
259 * transfer-at-a-time ones to leverage dma or fifo hardware.
261 static void bitbang_work(void *_bitbang)
263 struct spi_bitbang *bitbang = _bitbang;
266 spin_lock_irqsave(&bitbang->lock, flags);
268 while (!list_empty(&bitbang->queue)) {
269 struct spi_message *m;
270 struct spi_device *spi;
272 struct spi_transfer *t = NULL;
276 int (*setup_transfer)(struct spi_device *,
277 struct spi_transfer *);
279 m = container_of(bitbang->queue.next, struct spi_message,
281 list_del_init(&m->queue);
282 spin_unlock_irqrestore(&bitbang->lock, flags);
284 /* FIXME this is made-up ... the correct value is known to
285 * word-at-a-time bitbang code, and presumably chipselect()
286 * should enforce these requirements too?
294 setup_transfer = NULL;
296 list_for_each_entry (t, &m->transfers, transfer_list) {
297 if (bitbang->shutdown) {
302 /* override or restore speed and wordsize */
303 if (t->speed_hz || t->bits_per_word) {
304 setup_transfer = bitbang->setup_transfer;
305 if (!setup_transfer) {
306 status = -ENOPROTOOPT;
310 if (setup_transfer) {
311 status = setup_transfer(spi, t);
316 /* set up default clock polarity, and activate chip;
317 * this implicitly updates clock and spi modes as
318 * previously recorded for this device via setup().
319 * (and also deselects any other chip that might be
323 bitbang->chipselect(spi, BITBANG_CS_ACTIVE);
326 cs_change = t->cs_change;
327 if (!t->tx_buf && !t->rx_buf && t->len) {
332 /* transfer data. the lower level code handles any
333 * new dma mappings it needs. our caller always gave
334 * us dma-safe buffers.
337 /* REVISIT dma API still needs a designated
338 * DMA_ADDR_INVALID; ~0 might be better.
340 if (!m->is_dma_mapped)
341 t->rx_dma = t->tx_dma = 0;
342 status = bitbang->txrx_bufs(spi, t);
344 if (status != t->len) {
349 m->actual_length += status;
352 /* protocol tweaks before next transfer */
354 udelay(t->delay_usecs);
358 if (t->transfer_list.next == &m->transfers)
361 /* sometimes a short mid-message deselect of the chip
362 * may be needed to terminate a mode or command
365 bitbang->chipselect(spi, BITBANG_CS_INACTIVE);
370 m->complete(m->context);
372 /* restore speed and wordsize */
374 setup_transfer(spi, NULL);
376 /* normally deactivate chipselect ... unless no error and
377 * cs_change has hinted that the next message will probably
378 * be for this chip too.
380 if (!(status == 0 && cs_change)) {
382 bitbang->chipselect(spi, BITBANG_CS_INACTIVE);
386 spin_lock_irqsave(&bitbang->lock, flags);
389 spin_unlock_irqrestore(&bitbang->lock, flags);
393 * spi_bitbang_transfer - default submit to transfer queue
395 int spi_bitbang_transfer(struct spi_device *spi, struct spi_message *m)
397 struct spi_bitbang *bitbang;
400 m->actual_length = 0;
401 m->status = -EINPROGRESS;
403 bitbang = spi_master_get_devdata(spi->master);
404 if (bitbang->shutdown)
407 spin_lock_irqsave(&bitbang->lock, flags);
408 list_add_tail(&m->queue, &bitbang->queue);
409 queue_work(bitbang->workqueue, &bitbang->work);
410 spin_unlock_irqrestore(&bitbang->lock, flags);
414 EXPORT_SYMBOL_GPL(spi_bitbang_transfer);
416 /*----------------------------------------------------------------------*/
419 * spi_bitbang_start - start up a polled/bitbanging SPI master driver
420 * @bitbang: driver handle
422 * Caller should have zero-initialized all parts of the structure, and then
423 * provided callbacks for chip selection and I/O loops. If the master has
424 * a transfer method, its final step should call spi_bitbang_transfer; or,
425 * that's the default if the transfer routine is not initialized. It should
426 * also set up the bus number and number of chipselects.
428 * For i/o loops, provide callbacks either per-word (for bitbanging, or for
429 * hardware that basically exposes a shift register) or per-spi_transfer
430 * (which takes better advantage of hardware like fifos or DMA engines).
432 * Drivers using per-word I/O loops should use (or call) spi_bitbang_setup and
433 * spi_bitbang_cleanup to handle those spi master methods. Those methods are
434 * the defaults if the bitbang->txrx_bufs routine isn't initialized.
436 * This routine registers the spi_master, which will process requests in a
437 * dedicated task, keeping IRQs unblocked most of the time. To stop
438 * processing those requests, call spi_bitbang_stop().
440 int spi_bitbang_start(struct spi_bitbang *bitbang)
444 if (!bitbang->master || !bitbang->chipselect)
447 INIT_WORK(&bitbang->work, bitbang_work, bitbang);
448 spin_lock_init(&bitbang->lock);
449 INIT_LIST_HEAD(&bitbang->queue);
451 if (!bitbang->master->transfer)
452 bitbang->master->transfer = spi_bitbang_transfer;
453 if (!bitbang->txrx_bufs) {
454 bitbang->use_dma = 0;
455 bitbang->txrx_bufs = spi_bitbang_bufs;
456 if (!bitbang->master->setup) {
457 if (!bitbang->setup_transfer)
458 bitbang->setup_transfer =
459 spi_bitbang_setup_transfer;
460 bitbang->master->setup = spi_bitbang_setup;
461 bitbang->master->cleanup = spi_bitbang_cleanup;
463 } else if (!bitbang->master->setup)
466 /* this task is the only thing to touch the SPI bits */
468 bitbang->workqueue = create_singlethread_workqueue(
469 bitbang->master->cdev.dev->bus_id);
470 if (bitbang->workqueue == NULL) {
475 /* driver may get busy before register() returns, especially
476 * if someone registered boardinfo for devices
478 status = spi_register_master(bitbang->master);
485 destroy_workqueue(bitbang->workqueue);
489 EXPORT_SYMBOL_GPL(spi_bitbang_start);
492 * spi_bitbang_stop - stops the task providing spi communication
494 int spi_bitbang_stop(struct spi_bitbang *bitbang)
496 unsigned limit = 500;
498 spin_lock_irq(&bitbang->lock);
499 bitbang->shutdown = 0;
500 while (!list_empty(&bitbang->queue) && limit--) {
501 spin_unlock_irq(&bitbang->lock);
503 dev_dbg(bitbang->master->cdev.dev, "wait for queue\n");
506 spin_lock_irq(&bitbang->lock);
508 spin_unlock_irq(&bitbang->lock);
509 if (!list_empty(&bitbang->queue)) {
510 dev_err(bitbang->master->cdev.dev, "queue didn't empty\n");
514 destroy_workqueue(bitbang->workqueue);
516 spi_unregister_master(bitbang->master);
520 EXPORT_SYMBOL_GPL(spi_bitbang_stop);
522 MODULE_LICENSE("GPL");