1 /* [xirc2ps_cs.c wk 03.11.99] (1.40 1999/11/18 00:06:03)
2 * Xircom CreditCard Ethernet Adapter IIps driver
3 * Xircom Realport 10/100 (RE-100) driver
5 * This driver supports various Xircom CreditCard Ethernet adapters
6 * including the CE2, CE IIps, RE-10, CEM28, CEM33, CE33, CEM56,
7 * CE3-100, CE3B, RE-100, REM10BT, and REM56G-100.
9 * 2000-09-24 <psheer@icon.co.za> The Xircom CE3B-100 may not
10 * autodetect the media properly. In this case use the
11 * if_port=1 (for 10BaseT) or if_port=4 (for 100BaseT) options
12 * to force the media type.
14 * Written originally by Werner Koch based on David Hinds' skeleton of the
17 * Copyright (c) 1997,1998 Werner Koch (dd9jn)
19 * This driver is free software; you can redistribute it and/or modify
20 * it under the terms of the GNU General Public License as published by
21 * the Free Software Foundation; either version 2 of the License, or
22 * (at your option) any later version.
24 * It is distributed in the hope that it will be useful,
25 * but WITHOUT ANY WARRANTY; without even the implied warranty of
26 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
27 * GNU General Public License for more details.
29 * You should have received a copy of the GNU General Public License
30 * along with this program; if not, write to the Free Software
31 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
34 * ALTERNATIVELY, this driver may be distributed under the terms of
35 * the following license, in which case the provisions of this license
36 * are required INSTEAD OF the GNU General Public License. (This clause
37 * is necessary due to a potential bad interaction between the GPL and
38 * the restrictions contained in a BSD-style copyright.)
40 * Redistribution and use in source and binary forms, with or without
41 * modification, are permitted provided that the following conditions
43 * 1. Redistributions of source code must retain the above copyright
44 * notice, and the entire permission notice in its entirety,
45 * including the disclaimer of warranties.
46 * 2. Redistributions in binary form must reproduce the above copyright
47 * notice, this list of conditions and the following disclaimer in the
48 * documentation and/or other materials provided with the distribution.
49 * 3. The name of the author may not be used to endorse or promote
50 * products derived from this software without specific prior
53 * THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED
54 * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
55 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
56 * DISCLAIMED. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT,
57 * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
58 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
59 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
60 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
61 * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
62 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED
63 * OF THE POSSIBILITY OF SUCH DAMAGE.
66 #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
68 #include <linux/module.h>
69 #include <linux/kernel.h>
70 #include <linux/init.h>
71 #include <linux/ptrace.h>
72 #include <linux/slab.h>
73 #include <linux/string.h>
74 #include <linux/timer.h>
75 #include <linux/interrupt.h>
77 #include <linux/delay.h>
78 #include <linux/ethtool.h>
79 #include <linux/netdevice.h>
80 #include <linux/etherdevice.h>
81 #include <linux/skbuff.h>
82 #include <linux/if_arp.h>
83 #include <linux/ioport.h>
84 #include <linux/bitops.h>
85 #include <linux/mii.h>
87 #include <pcmcia/cistpl.h>
88 #include <pcmcia/cisreg.h>
89 #include <pcmcia/ciscode.h>
92 #include <asm/system.h>
93 #include <asm/uaccess.h>
96 #define MANFID_COMPAQ 0x0138
97 #define MANFID_COMPAQ2 0x0183 /* is this correct? */
100 #include <pcmcia/ds.h>
102 /* Time in jiffies before concluding Tx hung */
103 #define TX_TIMEOUT ((400*HZ)/1000)
106 * Some constants used to access the hardware
109 /* Register offsets and value constans */
110 #define XIRCREG_CR 0 /* Command register (wr) */
112 TransmitPacket = 0x01,
120 #define XIRCREG_ESR 0 /* Ethernet status register (rd) */
122 FullPktRcvd = 0x01, /* full packet in receive buffer */
123 PktRejected = 0x04, /* a packet has been rejected */
124 TxPktPend = 0x08, /* TX Packet Pending */
125 IncorPolarity = 0x10,
126 MediaSelect = 0x20 /* set if TP, clear if AUI */
128 #define XIRCREG_PR 1 /* Page Register select */
129 #define XIRCREG_EDP 4 /* Ethernet Data Port Register */
130 #define XIRCREG_ISR 6 /* Ethernet Interrupt Status Register */
132 TxBufOvr = 0x01, /* TX Buffer Overflow */
133 PktTxed = 0x02, /* Packet Transmitted */
134 MACIntr = 0x04, /* MAC Interrupt occurred */
135 TxResGrant = 0x08, /* Tx Reservation Granted */
136 RxFullPkt = 0x20, /* Rx Full Packet */
137 RxPktRej = 0x40, /* Rx Packet Rejected */
138 ForcedIntr= 0x80 /* Forced Interrupt */
140 #define XIRCREG1_IMR0 12 /* Ethernet Interrupt Mask Register (on page 1)*/
141 #define XIRCREG1_IMR1 13
142 #define XIRCREG0_TSO 8 /* Transmit Space Open Register (on page 0)*/
143 #define XIRCREG0_TRS 10 /* Transmit reservation Size Register (page 0)*/
144 #define XIRCREG0_DO 12 /* Data Offset Register (page 0) (wr) */
145 #define XIRCREG0_RSR 12 /* Receive Status Register (page 0) (rd) */
147 PhyPkt = 0x01, /* set:physical packet, clear: multicast packet */
148 BrdcstPkt = 0x02, /* set if it is a broadcast packet */
149 PktTooLong = 0x04, /* set if packet length > 1518 */
150 AlignErr = 0x10, /* incorrect CRC and last octet not complete */
151 CRCErr = 0x20, /* incorrect CRC and last octet is complete */
152 PktRxOk = 0x80 /* received ok */
154 #define XIRCREG0_PTR 13 /* packets transmitted register (rd) */
155 #define XIRCREG0_RBC 14 /* receive byte count regsister (rd) */
156 #define XIRCREG1_ECR 14 /* ethernet configurationn register */
158 FullDuplex = 0x04, /* enable full duplex mode */
159 LongTPMode = 0x08, /* adjust for longer lengths of TP cable */
160 DisablePolCor = 0x10,/* disable auto polarity correction */
161 DisableLinkPulse = 0x20, /* disable link pulse generation */
162 DisableAutoTx = 0x40, /* disable auto-transmit */
164 #define XIRCREG2_RBS 8 /* receive buffer start register */
165 #define XIRCREG2_LED 10 /* LED Configuration register */
166 /* values for the leds: Bits 2-0 for led 1
167 * 0 disabled Bits 5-3 for led 2
176 #define XIRCREG2_MSR 12 /* Mohawk specific register */
178 #define XIRCREG4_GPR0 8 /* General Purpose Register 0 */
179 #define XIRCREG4_GPR1 9 /* General Purpose Register 1 */
180 #define XIRCREG2_GPR2 13 /* General Purpose Register 2 (page2!)*/
181 #define XIRCREG4_BOV 10 /* Bonding Version Register */
182 #define XIRCREG4_LMA 12 /* Local Memory Address Register */
183 #define XIRCREG4_LMD 14 /* Local Memory Data Port */
184 /* MAC register can only by accessed with 8 bit operations */
185 #define XIRCREG40_CMD0 8 /* Command Register (wr) */
186 enum xirc_cmd { /* Commands */
195 #define XIRCREG5_RHSA0 10 /* Rx Host Start Address */
196 #define XIRCREG40_RXST0 9 /* Receive Status Register */
197 #define XIRCREG40_TXST0 11 /* Transmit Status Register 0 */
198 #define XIRCREG40_TXST1 12 /* Transmit Status Register 10 */
199 #define XIRCREG40_RMASK0 13 /* Receive Mask Register */
200 #define XIRCREG40_TMASK0 14 /* Transmit Mask Register 0 */
201 #define XIRCREG40_TMASK1 15 /* Transmit Mask Register 0 */
202 #define XIRCREG42_SWC0 8 /* Software Configuration 0 */
203 #define XIRCREG42_SWC1 9 /* Software Configuration 1 */
204 #define XIRCREG42_BOC 10 /* Back-Off Configuration */
205 #define XIRCREG44_TDR0 8 /* Time Domain Reflectometry 0 */
206 #define XIRCREG44_TDR1 9 /* Time Domain Reflectometry 1 */
207 #define XIRCREG44_RXBC_LO 10 /* Rx Byte Count 0 (rd) */
208 #define XIRCREG44_RXBC_HI 11 /* Rx Byte Count 1 (rd) */
209 #define XIRCREG45_REV 15 /* Revision Register (rd) */
210 #define XIRCREG50_IA 8 /* Individual Address (8-13) */
212 static const char *if_names[] = { "Auto", "10BaseT", "10Base2", "AUI", "100BaseT" };
215 #define XIR_UNKNOWN 0 /* unknown: not supported */
216 #define XIR_CE 1 /* (prodid 1) different hardware: not supported */
217 #define XIR_CE2 2 /* (prodid 2) */
218 #define XIR_CE3 3 /* (prodid 3) */
219 #define XIR_CEM 4 /* (prodid 1) different hardware: not supported */
220 #define XIR_CEM2 5 /* (prodid 2) */
221 #define XIR_CEM3 6 /* (prodid 3) */
222 #define XIR_CEM33 7 /* (prodid 4) */
223 #define XIR_CEM56M 8 /* (prodid 5) */
224 #define XIR_CEM56 9 /* (prodid 6) */
225 #define XIR_CM28 10 /* (prodid 3) modem only: not supported here */
226 #define XIR_CM33 11 /* (prodid 4) modem only: not supported here */
227 #define XIR_CM56 12 /* (prodid 5) modem only: not supported here */
228 #define XIR_CG 13 /* (prodid 1) GSM modem only: not supported */
229 #define XIR_CBE 14 /* (prodid 1) cardbus ethernet: not supported */
230 /*====================================================================*/
232 /* Module parameters */
234 MODULE_DESCRIPTION("Xircom PCMCIA ethernet driver");
235 MODULE_LICENSE("Dual MPL/GPL");
237 #define INT_MODULE_PARM(n, v) static int n = v; module_param(n, int, 0)
239 INT_MODULE_PARM(if_port, 0);
240 INT_MODULE_PARM(full_duplex, 0);
241 INT_MODULE_PARM(do_sound, 1);
242 INT_MODULE_PARM(lockup_hack, 0); /* anti lockup hack */
244 /*====================================================================*/
246 /* We do not process more than these number of bytes during one
247 * interrupt. (Of course we receive complete packets, so this is not
249 * Something between 2000..22000; first value gives best interrupt latency,
250 * the second enables the usage of the complete on-chip buffer. We use the
251 * high value as the initial value.
253 static unsigned maxrx_bytes = 22000;
255 /* MII management prototypes */
256 static void mii_idle(unsigned int ioaddr);
257 static void mii_putbit(unsigned int ioaddr, unsigned data);
258 static int mii_getbit(unsigned int ioaddr);
259 static void mii_wbits(unsigned int ioaddr, unsigned data, int len);
260 static unsigned mii_rd(unsigned int ioaddr, u_char phyaddr, u_char phyreg);
261 static void mii_wr(unsigned int ioaddr, u_char phyaddr, u_char phyreg,
262 unsigned data, int len);
264 static int has_ce2_string(struct pcmcia_device * link);
265 static int xirc2ps_config(struct pcmcia_device * link);
266 static void xirc2ps_release(struct pcmcia_device * link);
267 static void xirc2ps_detach(struct pcmcia_device *p_dev);
269 static irqreturn_t xirc2ps_interrupt(int irq, void *dev_id);
271 typedef struct local_info_t {
272 struct net_device *dev;
273 struct pcmcia_device *p_dev;
277 int silicon; /* silicon revision. 0=old CE2, 1=Scipper, 4=Mohawk */
278 int mohawk; /* a CE3 type card */
279 int dingo; /* a CEM56 type card */
280 int new_mii; /* has full 10baseT/100baseT MII */
281 int modem; /* is a multi function card (i.e with a modem) */
282 void __iomem *dingo_ccr; /* only used for CEM56 cards */
283 unsigned last_ptr_value; /* last packets transmitted value */
284 const char *manf_str;
285 struct work_struct tx_timeout_task;
289 * Some more prototypes
291 static netdev_tx_t do_start_xmit(struct sk_buff *skb,
292 struct net_device *dev);
293 static void xirc_tx_timeout(struct net_device *dev);
294 static void xirc2ps_tx_timeout_task(struct work_struct *work);
295 static void set_addresses(struct net_device *dev);
296 static void set_multicast_list(struct net_device *dev);
297 static int set_card_type(struct pcmcia_device *link);
298 static int do_config(struct net_device *dev, struct ifmap *map);
299 static int do_open(struct net_device *dev);
300 static int do_ioctl(struct net_device *dev, struct ifreq *rq, int cmd);
301 static const struct ethtool_ops netdev_ethtool_ops;
302 static void hardreset(struct net_device *dev);
303 static void do_reset(struct net_device *dev, int full);
304 static int init_mii(struct net_device *dev);
305 static void do_powerdown(struct net_device *dev);
306 static int do_stop(struct net_device *dev);
308 /*=============== Helper functions =========================*/
309 #define SelectPage(pgnr) outb((pgnr), ioaddr + XIRCREG_PR)
310 #define GetByte(reg) ((unsigned)inb(ioaddr + (reg)))
311 #define GetWord(reg) ((unsigned)inw(ioaddr + (reg)))
312 #define PutByte(reg,value) outb((value), ioaddr+(reg))
313 #define PutWord(reg,value) outw((value), ioaddr+(reg))
315 /*====== Functions used for debugging =================================*/
316 #if 0 /* reading regs may change system status */
318 PrintRegisters(struct net_device *dev)
320 unsigned int ioaddr = dev->base_addr;
325 printk(KERN_DEBUG pr_fmt("Register common: "));
326 for (i = 0; i < 8; i++)
327 pr_cont(" %2.2x", GetByte(i));
329 for (page = 0; page <= 8; page++) {
330 printk(KERN_DEBUG pr_fmt("Register page %2x: "), page);
332 for (i = 8; i < 16; i++)
333 pr_cont(" %2.2x", GetByte(i));
336 for (page=0x40 ; page <= 0x5f; page++) {
337 if (page == 0x43 || (page >= 0x46 && page <= 0x4f) ||
338 (page >= 0x51 && page <=0x5e))
340 printk(KERN_DEBUG pr_fmt("Register page %2x: "), page);
342 for (i = 8; i < 16; i++)
343 pr_cont(" %2.2x", GetByte(i));
350 /*============== MII Management functions ===============*/
353 * Turn around for read
356 mii_idle(unsigned int ioaddr)
358 PutByte(XIRCREG2_GPR2, 0x04|0); /* drive MDCK low */
360 PutByte(XIRCREG2_GPR2, 0x04|1); /* and drive MDCK high */
365 * Write a bit to MDI/O
368 mii_putbit(unsigned int ioaddr, unsigned data)
372 PutByte(XIRCREG2_GPR2, 0x0c|2|0); /* set MDIO */
374 PutByte(XIRCREG2_GPR2, 0x0c|2|1); /* and drive MDCK high */
377 PutByte(XIRCREG2_GPR2, 0x0c|0|0); /* clear MDIO */
379 PutByte(XIRCREG2_GPR2, 0x0c|0|1); /* and drive MDCK high */
384 PutWord(XIRCREG2_GPR2-1, 0x0e0e);
386 PutWord(XIRCREG2_GPR2-1, 0x0f0f);
389 PutWord(XIRCREG2_GPR2-1, 0x0c0c);
391 PutWord(XIRCREG2_GPR2-1, 0x0d0d);
398 * Get a bit from MDI/O
401 mii_getbit(unsigned int ioaddr)
405 PutByte(XIRCREG2_GPR2, 4|0); /* drive MDCK low */
407 d = GetByte(XIRCREG2_GPR2); /* read MDIO */
408 PutByte(XIRCREG2_GPR2, 4|1); /* drive MDCK high again */
410 return d & 0x20; /* read MDIO */
414 mii_wbits(unsigned int ioaddr, unsigned data, int len)
416 unsigned m = 1 << (len-1);
418 mii_putbit(ioaddr, data & m);
422 mii_rd(unsigned int ioaddr, u_char phyaddr, u_char phyreg)
428 for (i=0; i < 32; i++) /* 32 bit preamble */
429 mii_putbit(ioaddr, 1);
430 mii_wbits(ioaddr, 0x06, 4); /* Start and opcode for read */
431 mii_wbits(ioaddr, phyaddr, 5); /* PHY address to be accessed */
432 mii_wbits(ioaddr, phyreg, 5); /* PHY register to read */
433 mii_idle(ioaddr); /* turn around */
436 for (m = 1<<15; m; m >>= 1)
437 if (mii_getbit(ioaddr))
444 mii_wr(unsigned int ioaddr, u_char phyaddr, u_char phyreg, unsigned data,
450 for (i=0; i < 32; i++) /* 32 bit preamble */
451 mii_putbit(ioaddr, 1);
452 mii_wbits(ioaddr, 0x05, 4); /* Start and opcode for write */
453 mii_wbits(ioaddr, phyaddr, 5); /* PHY address to be accessed */
454 mii_wbits(ioaddr, phyreg, 5); /* PHY Register to write */
455 mii_putbit(ioaddr, 1); /* turn around */
456 mii_putbit(ioaddr, 0);
457 mii_wbits(ioaddr, data, len); /* And write the data */
461 /*============= Main bulk of functions =========================*/
463 static const struct net_device_ops netdev_ops = {
466 .ndo_start_xmit = do_start_xmit,
467 .ndo_tx_timeout = xirc_tx_timeout,
468 .ndo_set_config = do_config,
469 .ndo_do_ioctl = do_ioctl,
470 .ndo_set_multicast_list = set_multicast_list,
471 .ndo_change_mtu = eth_change_mtu,
472 .ndo_set_mac_address = eth_mac_addr,
473 .ndo_validate_addr = eth_validate_addr,
477 xirc2ps_probe(struct pcmcia_device *link)
479 struct net_device *dev;
482 dev_dbg(&link->dev, "attach()\n");
484 /* Allocate the device structure */
485 dev = alloc_etherdev(sizeof(local_info_t));
488 local = netdev_priv(dev);
493 /* General socket configuration */
494 link->config_index = 1;
496 /* Fill in card specific entries */
497 dev->netdev_ops = &netdev_ops;
498 dev->ethtool_ops = &netdev_ethtool_ops;
499 dev->watchdog_timeo = TX_TIMEOUT;
500 INIT_WORK(&local->tx_timeout_task, xirc2ps_tx_timeout_task);
502 return xirc2ps_config(link);
503 } /* xirc2ps_attach */
506 xirc2ps_detach(struct pcmcia_device *link)
508 struct net_device *dev = link->priv;
510 dev_dbg(&link->dev, "detach\n");
512 unregister_netdev(dev);
514 xirc2ps_release(link);
517 } /* xirc2ps_detach */
520 * Detect the type of the card. s is the buffer with the data of tuple 0x20
521 * Returns: 0 := not supported
522 * mediaid=11 and prodid=47
538 set_card_type(struct pcmcia_device *link)
540 struct net_device *dev = link->priv;
541 local_info_t *local = netdev_priv(dev);
543 unsigned int cisrev, mediaid, prodid;
546 len = pcmcia_get_tuple(link, CISTPL_MANFID, &buf);
548 dev_err(&link->dev, "invalid CIS -- sorry\n");
556 dev_dbg(&link->dev, "cisrev=%02x mediaid=%02x prodid=%02x\n",
557 cisrev, mediaid, prodid);
562 local->card_type = XIR_UNKNOWN;
563 if (!(prodid & 0x40)) {
564 pr_notice("Oops: Not a creditcard\n");
567 if (!(mediaid & 0x01)) {
568 pr_notice("Not an Ethernet card\n");
571 if (mediaid & 0x10) {
573 switch(prodid & 15) {
574 case 1: local->card_type = XIR_CEM ; break;
575 case 2: local->card_type = XIR_CEM2 ; break;
576 case 3: local->card_type = XIR_CEM3 ; break;
577 case 4: local->card_type = XIR_CEM33 ; break;
578 case 5: local->card_type = XIR_CEM56M;
582 case 7: /* 7 is the RealPort 10/56 */
583 local->card_type = XIR_CEM56 ;
589 switch(prodid & 15) {
590 case 1: local->card_type = has_ce2_string(link)? XIR_CE2 : XIR_CE ;
592 case 2: local->card_type = XIR_CE2; break;
593 case 3: local->card_type = XIR_CE3;
598 if (local->card_type == XIR_CE || local->card_type == XIR_CEM) {
599 pr_notice("Sorry, this is an old CE card\n");
602 if (local->card_type == XIR_UNKNOWN)
603 pr_notice("unknown card (mediaid=%02x prodid=%02x)\n", mediaid, prodid);
609 * There are some CE2 cards out which claim to be a CE card.
610 * This function looks for a "CE2" in the 3rd version field.
611 * Returns: true if this is a CE2
614 has_ce2_string(struct pcmcia_device * p_dev)
616 if (p_dev->prod_id[2] && strstr(p_dev->prod_id[2], "CE2"))
622 xirc2ps_config_modem(struct pcmcia_device *p_dev, void *priv_data)
626 if ((p_dev->resource[0]->start & 0xf) == 8)
629 p_dev->resource[0]->end = 16;
630 p_dev->resource[1]->end = 8;
631 p_dev->resource[0]->flags &= ~IO_DATA_PATH_WIDTH;
632 p_dev->resource[0]->flags |= IO_DATA_PATH_WIDTH_16;
633 p_dev->resource[1]->flags &= ~IO_DATA_PATH_WIDTH;
634 p_dev->resource[1]->flags |= IO_DATA_PATH_WIDTH_8;
635 p_dev->io_lines = 10;
637 p_dev->resource[1]->start = p_dev->resource[0]->start;
638 for (ioaddr = 0x300; ioaddr < 0x400; ioaddr += 0x10) {
639 p_dev->resource[0]->start = ioaddr;
640 if (!pcmcia_request_io(p_dev))
647 xirc2ps_config_check(struct pcmcia_device *p_dev, void *priv_data)
649 int *pass = priv_data;
650 resource_size_t tmp = p_dev->resource[1]->start;
652 tmp += (*pass ? (p_dev->config_index & 0x20 ? -24 : 8)
653 : (p_dev->config_index & 0x20 ? 8 : -24));
655 if ((p_dev->resource[0]->start & 0xf) == 8)
658 p_dev->resource[0]->end = 18;
659 p_dev->resource[1]->end = 8;
660 p_dev->resource[0]->flags &= ~IO_DATA_PATH_WIDTH;
661 p_dev->resource[0]->flags |= IO_DATA_PATH_WIDTH_16;
662 p_dev->resource[1]->flags &= ~IO_DATA_PATH_WIDTH;
663 p_dev->resource[1]->flags |= IO_DATA_PATH_WIDTH_8;
664 p_dev->io_lines = 10;
666 p_dev->resource[1]->start = p_dev->resource[0]->start;
667 p_dev->resource[0]->start = tmp;
668 return pcmcia_request_io(p_dev);
672 static int pcmcia_get_mac_ce(struct pcmcia_device *p_dev,
676 struct net_device *dev = priv;
679 if (tuple->TupleDataLen != 13)
681 if ((tuple->TupleData[0] != 2) || (tuple->TupleData[1] != 1) ||
682 (tuple->TupleData[2] != 6))
684 /* another try (James Lehmer's CE2 version 4.1)*/
685 for (i = 2; i < 6; i++)
686 dev->dev_addr[i] = tuple->TupleData[i+2];
692 xirc2ps_config(struct pcmcia_device * link)
694 struct net_device *dev = link->priv;
695 local_info_t *local = netdev_priv(dev);
701 local->dingo_ccr = NULL;
703 dev_dbg(&link->dev, "config\n");
705 /* Is this a valid card */
706 if (link->has_manf_id == 0) {
707 pr_notice("manfid not found in CIS\n");
711 switch (link->manf_id) {
713 local->manf_str = "Xircom";
716 local->manf_str = "Accton";
720 local->manf_str = "Compaq";
723 local->manf_str = "Intel";
726 local->manf_str = "Toshiba";
729 pr_notice("Unknown Card Manufacturer ID: 0x%04x\n",
730 (unsigned)link->manf_id);
733 dev_dbg(&link->dev, "found %s card\n", local->manf_str);
735 if (!set_card_type(link)) {
736 pr_notice("this card is not supported\n");
740 /* get the ethernet address from the CIS */
741 err = pcmcia_get_mac_from_cis(link, dev);
743 /* not found: try to get the node-id from tuple 0x89 */
745 len = pcmcia_get_tuple(link, 0x89, &buf);
746 /* data layout looks like tuple 0x22 */
747 if (buf && len == 8) {
748 if (*buf == CISTPL_FUNCE_LAN_NODE_ID) {
750 for (i = 2; i < 6; i++)
751 dev->dev_addr[i] = buf[i+2];
759 err = pcmcia_loop_tuple(link, CISTPL_FUNCE, pcmcia_get_mac_ce, dev);
762 pr_notice("node-id not found in CIS\n");
768 link->config_flags |= CONF_AUTO_SET_IO;
771 /* Take the Modem IO port from the CIS and scan for a free
773 if (!pcmcia_loop_config(link, xirc2ps_config_modem, NULL))
776 /* We do 2 passes here: The first one uses the regular mapping and
777 * the second tries again, thereby considering that the 32 ports are
778 * mirrored every 32 bytes. Actually we use a mirrored port for
779 * the Mako if (on the first pass) the COR bit 5 is set.
781 for (pass=0; pass < 2; pass++)
782 if (!pcmcia_loop_config(link, xirc2ps_config_check,
785 /* if special option:
786 * try to configure as Ethernet only.
789 pr_notice("no ports available\n");
792 link->resource[0]->end = 16;
793 link->resource[0]->flags |= IO_DATA_PATH_WIDTH_16;
794 for (ioaddr = 0x300; ioaddr < 0x400; ioaddr += 0x10) {
795 link->resource[0]->start = ioaddr;
796 if (!(err = pcmcia_request_io(link)))
799 link->resource[0]->start = 0; /* let CS decide */
800 if ((err = pcmcia_request_io(link)))
808 * Now allocate an interrupt line. Note that this does not
809 * actually assign a handler to the interrupt.
811 if ((err=pcmcia_request_irq(link, xirc2ps_interrupt)))
814 link->config_flags |= CONF_ENABLE_IRQ;
816 link->config_flags |= CONF_ENABLE_SPKR;
818 if ((err = pcmcia_enable_device(link)))
822 /* Reset the modem's BAR to the correct value
823 * This is necessary because in the RequestConfiguration call,
824 * the base address of the ethernet port (BasePort1) is written
825 * to the BAR registers of the modem.
827 err = pcmcia_write_config_byte(link, CISREG_IOBASE_0, (u8)
828 link->resource[1]->start & 0xff);
832 err = pcmcia_write_config_byte(link, CISREG_IOBASE_1,
833 (link->resource[1]->start >> 8) & 0xff);
837 /* There is no config entry for the Ethernet part which
838 * is at 0x0800. So we allocate a window into the attribute
839 * memory and write direct to the CIS registers
841 link->resource[2]->flags = WIN_DATA_WIDTH_8 | WIN_MEMORY_TYPE_AM |
843 link->resource[2]->start = link->resource[2]->end = 0;
844 if ((err = pcmcia_request_window(link, link->resource[2], 0)))
847 local->dingo_ccr = ioremap(link->resource[2]->start, 0x1000) + 0x0800;
848 if ((err = pcmcia_map_mem_page(link, link->resource[2], 0)))
851 /* Setup the CCRs; there are no infos in the CIS about the Ethernet
854 writeb(0x47, local->dingo_ccr + CISREG_COR);
855 ioaddr = link->resource[0]->start;
856 writeb(ioaddr & 0xff , local->dingo_ccr + CISREG_IOBASE_0);
857 writeb((ioaddr >> 8)&0xff , local->dingo_ccr + CISREG_IOBASE_1);
863 for (i=0; i < 7; i++) {
864 tmp = readb(local->dingo_ccr + i*2);
865 pr_cont(" %02x", tmp);
869 for (i=0; i < 4; i++) {
870 tmp = readb(local->dingo_ccr + 0x20 + i*2);
871 pr_cont(" %02x", tmp);
875 for (i=0; i < 10; i++) {
876 tmp = readb(local->dingo_ccr + 0x40 + i*2);
877 pr_cont(" %02x", tmp);
883 writeb(0x01, local->dingo_ccr + 0x20);
884 writeb(0x0c, local->dingo_ccr + 0x22);
885 writeb(0x00, local->dingo_ccr + 0x24);
886 writeb(0x00, local->dingo_ccr + 0x26);
887 writeb(0x00, local->dingo_ccr + 0x28);
890 /* The if_port symbol can be set when the module is loaded */
893 local->probe_port = dev->if_port = 1;
894 } else if ((if_port >= 1 && if_port <= 2) ||
895 (local->mohawk && if_port==4))
896 dev->if_port = if_port;
898 pr_notice("invalid if_port requested\n");
900 /* we can now register the device with the net subsystem */
901 dev->irq = link->irq;
902 dev->base_addr = link->resource[0]->start;
905 do_reset(dev, 1); /* a kludge to make the cem56 work */
907 SET_NETDEV_DEV(dev, &link->dev);
909 if ((err=register_netdev(dev))) {
910 pr_notice("register_netdev() failed\n");
914 /* give some infos about the hardware */
915 netdev_info(dev, "%s: port %#3lx, irq %d, hwaddr %pM\n",
916 local->manf_str, (u_long)dev->base_addr, (int)dev->irq,
922 xirc2ps_release(link);
927 } /* xirc2ps_config */
930 xirc2ps_release(struct pcmcia_device *link)
932 dev_dbg(&link->dev, "release\n");
934 if (link->resource[2]->end) {
935 struct net_device *dev = link->priv;
936 local_info_t *local = netdev_priv(dev);
938 iounmap(local->dingo_ccr - 0x0800);
940 pcmcia_disable_device(link);
941 } /* xirc2ps_release */
943 /*====================================================================*/
946 static int xirc2ps_suspend(struct pcmcia_device *link)
948 struct net_device *dev = link->priv;
951 netif_device_detach(dev);
958 static int xirc2ps_resume(struct pcmcia_device *link)
960 struct net_device *dev = link->priv;
964 netif_device_attach(dev);
971 /*====================================================================*/
974 * This is the Interrupt service route.
977 xirc2ps_interrupt(int irq, void *dev_id)
979 struct net_device *dev = (struct net_device *)dev_id;
980 local_info_t *lp = netdev_priv(dev);
984 unsigned int_status, eth_status, rx_status, tx_status;
985 unsigned rsr, pktlen;
986 ulong start_ticks = jiffies; /* fixme: jiffies rollover every 497 days
987 * is this something to worry about?
991 if (!netif_device_present(dev))
994 ioaddr = dev->base_addr;
995 if (lp->mohawk) { /* must disable the interrupt */
996 PutByte(XIRCREG_CR, 0);
999 pr_debug("%s: interrupt %d at %#x.\n", dev->name, irq, ioaddr);
1001 saved_page = GetByte(XIRCREG_PR);
1002 /* Read the ISR to see whats the cause for the interrupt.
1003 * This also clears the interrupt flags on CE2 cards
1005 int_status = GetByte(XIRCREG_ISR);
1008 if (int_status == 0xff) { /* card may be ejected */
1009 pr_debug("%s: interrupt %d for dead card\n", dev->name, irq);
1012 eth_status = GetByte(XIRCREG_ESR);
1015 rx_status = GetByte(XIRCREG40_RXST0);
1016 PutByte(XIRCREG40_RXST0, (~rx_status & 0xff));
1017 tx_status = GetByte(XIRCREG40_TXST0);
1018 tx_status |= GetByte(XIRCREG40_TXST1) << 8;
1019 PutByte(XIRCREG40_TXST0, 0);
1020 PutByte(XIRCREG40_TXST1, 0);
1022 pr_debug("%s: ISR=%#2.2x ESR=%#2.2x RSR=%#2.2x TSR=%#4.4x\n",
1023 dev->name, int_status, eth_status, rx_status, tx_status);
1025 /***** receive section ******/
1027 while (eth_status & FullPktRcvd) {
1028 rsr = GetByte(XIRCREG0_RSR);
1029 if (bytes_rcvd > maxrx_bytes && (rsr & PktRxOk)) {
1030 /* too many bytes received during this int, drop the rest of the
1032 dev->stats.rx_dropped++;
1033 pr_debug("%s: RX drop, too much done\n", dev->name);
1034 } else if (rsr & PktRxOk) {
1035 struct sk_buff *skb;
1037 pktlen = GetWord(XIRCREG0_RBC);
1038 bytes_rcvd += pktlen;
1040 pr_debug("rsr=%#02x packet_length=%u\n", rsr, pktlen);
1042 skb = dev_alloc_skb(pktlen+3); /* 1 extra so we can use insw */
1044 pr_notice("low memory, packet dropped (size=%u)\n", pktlen);
1045 dev->stats.rx_dropped++;
1046 } else { /* okay get the packet */
1047 skb_reserve(skb, 2);
1048 if (lp->silicon == 0 ) { /* work around a hardware bug */
1049 unsigned rhsa; /* receive start address */
1052 rhsa = GetWord(XIRCREG5_RHSA0);
1054 rhsa += 3; /* skip control infos */
1057 if (rhsa + pktlen > 0x8000) {
1059 u_char *buf = skb_put(skb, pktlen);
1060 for (i=0; i < pktlen ; i++, rhsa++) {
1061 buf[i] = GetByte(XIRCREG_EDP);
1062 if (rhsa == 0x8000) {
1068 insw(ioaddr+XIRCREG_EDP,
1069 skb_put(skb, pktlen), (pktlen+1)>>1);
1073 else if (lp->mohawk) {
1074 /* To use this 32 bit access we should use
1075 * a manual optimized loop
1076 * Also the words are swapped, we can get more
1077 * performance by using 32 bit access and swapping
1078 * the words in a register. Will need this for cardbus
1080 * Note: don't forget to change the ALLOC_SKB to .. +3
1083 u_long *p = skb_put(skb, pktlen);
1085 unsigned int edpreg = ioaddr+XIRCREG_EDP-2;
1086 for (i=0; i < len ; i += 4, p++) {
1088 __asm__("rorl $16,%0\n\t"
1096 insw(ioaddr+XIRCREG_EDP, skb_put(skb, pktlen),
1099 skb->protocol = eth_type_trans(skb, dev);
1101 dev->stats.rx_packets++;
1102 dev->stats.rx_bytes += pktlen;
1103 if (!(rsr & PhyPkt))
1104 dev->stats.multicast++;
1106 } else { /* bad packet */
1107 pr_debug("rsr=%#02x\n", rsr);
1109 if (rsr & PktTooLong) {
1110 dev->stats.rx_frame_errors++;
1111 pr_debug("%s: Packet too long\n", dev->name);
1114 dev->stats.rx_crc_errors++;
1115 pr_debug("%s: CRC error\n", dev->name);
1117 if (rsr & AlignErr) {
1118 dev->stats.rx_fifo_errors++; /* okay ? */
1119 pr_debug("%s: Alignment error\n", dev->name);
1122 /* clear the received/dropped/error packet */
1123 PutWord(XIRCREG0_DO, 0x8000); /* issue cmd: skip_rx_packet */
1125 /* get the new ethernet status */
1126 eth_status = GetByte(XIRCREG_ESR);
1128 if (rx_status & 0x10) { /* Receive overrun */
1129 dev->stats.rx_over_errors++;
1130 PutByte(XIRCREG_CR, ClearRxOvrun);
1131 pr_debug("receive overrun cleared\n");
1134 /***** transmit section ******/
1135 if (int_status & PktTxed) {
1138 n = lp->last_ptr_value;
1139 nn = GetByte(XIRCREG0_PTR);
1140 lp->last_ptr_value = nn;
1141 if (nn < n) /* rollover */
1142 dev->stats.tx_packets += 256 - n;
1143 else if (n == nn) { /* happens sometimes - don't know why */
1144 pr_debug("PTR not changed?\n");
1146 dev->stats.tx_packets += lp->last_ptr_value - n;
1147 netif_wake_queue(dev);
1149 if (tx_status & 0x0002) { /* Execessive collissions */
1150 pr_debug("tx restarted due to execssive collissions\n");
1151 PutByte(XIRCREG_CR, RestartTx); /* restart transmitter process */
1153 if (tx_status & 0x0040)
1154 dev->stats.tx_aborted_errors++;
1156 /* recalculate our work chunk so that we limit the duration of this
1157 * ISR to about 1/10 of a second.
1158 * Calculate only if we received a reasonable amount of bytes.
1160 if (bytes_rcvd > 1000) {
1161 u_long duration = jiffies - start_ticks;
1163 if (duration >= HZ/10) { /* if more than about 1/10 second */
1164 maxrx_bytes = (bytes_rcvd * (HZ/10)) / duration;
1165 if (maxrx_bytes < 2000)
1167 else if (maxrx_bytes > 22000)
1168 maxrx_bytes = 22000;
1169 pr_debug("set maxrx=%u (rcvd=%u ticks=%lu)\n",
1170 maxrx_bytes, bytes_rcvd, duration);
1171 } else if (!duration && maxrx_bytes < 22000) {
1172 /* now much faster */
1173 maxrx_bytes += 2000;
1174 if (maxrx_bytes > 22000)
1175 maxrx_bytes = 22000;
1176 pr_debug("set maxrx=%u\n", maxrx_bytes);
1182 if (int_status != 0xff && (int_status = GetByte(XIRCREG_ISR)) != 0)
1185 SelectPage(saved_page);
1186 PutByte(XIRCREG_CR, EnableIntr); /* re-enable interrupts */
1187 /* Instead of dropping packets during a receive, we could
1188 * force an interrupt with this command:
1189 * PutByte(XIRCREG_CR, EnableIntr|ForceIntr);
1192 } /* xirc2ps_interrupt */
1194 /*====================================================================*/
1197 xirc2ps_tx_timeout_task(struct work_struct *work)
1199 local_info_t *local =
1200 container_of(work, local_info_t, tx_timeout_task);
1201 struct net_device *dev = local->dev;
1202 /* reset the card */
1204 dev->trans_start = jiffies; /* prevent tx timeout */
1205 netif_wake_queue(dev);
1209 xirc_tx_timeout(struct net_device *dev)
1211 local_info_t *lp = netdev_priv(dev);
1212 dev->stats.tx_errors++;
1213 netdev_notice(dev, "transmit timed out\n");
1214 schedule_work(&lp->tx_timeout_task);
1218 do_start_xmit(struct sk_buff *skb, struct net_device *dev)
1220 local_info_t *lp = netdev_priv(dev);
1221 unsigned int ioaddr = dev->base_addr;
1224 unsigned pktlen = skb->len;
1226 pr_debug("do_start_xmit(skb=%p, dev=%p) len=%u\n",
1230 /* adjust the packet length to min. required
1231 * and hope that the buffer is large enough
1232 * to provide some random data.
1233 * fixme: For Mohawk we can change this by sending
1234 * a larger packetlen than we actually have; the chip will
1235 * pad this in his buffer with random bytes
1237 if (pktlen < ETH_ZLEN)
1239 if (skb_padto(skb, ETH_ZLEN))
1240 return NETDEV_TX_OK;
1244 netif_stop_queue(dev);
1246 PutWord(XIRCREG0_TRS, (u_short)pktlen+2);
1247 freespace = GetWord(XIRCREG0_TSO);
1248 okay = freespace & 0x8000;
1249 freespace &= 0x7fff;
1250 /* TRS doesn't work - (indeed it is eliminated with sil-rev 1) */
1251 okay = pktlen +2 < freespace;
1252 pr_debug("%s: avail. tx space=%u%s\n",
1253 dev->name, freespace, okay ? " (okay)":" (not enough)");
1254 if (!okay) { /* not enough space */
1255 return NETDEV_TX_BUSY; /* upper layer may decide to requeue this packet */
1257 /* send the packet */
1258 PutWord(XIRCREG_EDP, (u_short)pktlen);
1259 outsw(ioaddr+XIRCREG_EDP, skb->data, pktlen>>1);
1261 PutByte(XIRCREG_EDP, skb->data[pktlen-1]);
1264 PutByte(XIRCREG_CR, TransmitPacket|EnableIntr);
1266 dev_kfree_skb (skb);
1267 dev->stats.tx_bytes += pktlen;
1268 netif_start_queue(dev);
1269 return NETDEV_TX_OK;
1272 struct set_address_info {
1276 unsigned int ioaddr;
1279 static void set_address(struct set_address_info *sa_info, char *addr)
1281 unsigned int ioaddr = sa_info->ioaddr;
1284 for (i = 0; i < 6; i++) {
1285 if (sa_info->reg_nr > 15) {
1286 sa_info->reg_nr = 8;
1288 SelectPage(sa_info->page_nr);
1290 if (sa_info->mohawk)
1291 PutByte(sa_info->reg_nr++, addr[5 - i]);
1293 PutByte(sa_info->reg_nr++, addr[i]);
1298 * Set all addresses: This first one is the individual address,
1299 * the next 9 addresses are taken from the multicast list and
1300 * the rest is filled with the individual address.
1302 static void set_addresses(struct net_device *dev)
1304 unsigned int ioaddr = dev->base_addr;
1305 local_info_t *lp = netdev_priv(dev);
1306 struct netdev_hw_addr *ha;
1307 struct set_address_info sa_info;
1311 * Setup the info structure so that by first set_address call it will do
1312 * SelectPage with the right page number. Hence these ones here.
1314 sa_info.reg_nr = 15 + 1;
1315 sa_info.page_nr = 0x50 - 1;
1316 sa_info.mohawk = lp->mohawk;
1317 sa_info.ioaddr = ioaddr;
1319 set_address(&sa_info, dev->dev_addr);
1321 netdev_for_each_mc_addr(ha, dev) {
1324 set_address(&sa_info, ha->addr);
1327 set_address(&sa_info, dev->dev_addr);
1332 * Set or clear the multicast filter for this adaptor.
1333 * We can filter up to 9 addresses, if more are requested we set
1334 * multicast promiscuous mode.
1338 set_multicast_list(struct net_device *dev)
1340 unsigned int ioaddr = dev->base_addr;
1344 value = GetByte(XIRCREG42_SWC1) & 0xC0;
1346 if (dev->flags & IFF_PROMISC) { /* snoop */
1347 PutByte(XIRCREG42_SWC1, value | 0x06); /* set MPE and PME */
1348 } else if (netdev_mc_count(dev) > 9 || (dev->flags & IFF_ALLMULTI)) {
1349 PutByte(XIRCREG42_SWC1, value | 0x02); /* set MPE */
1350 } else if (!netdev_mc_empty(dev)) {
1351 /* the chip can filter 9 addresses perfectly */
1352 PutByte(XIRCREG42_SWC1, value | 0x01);
1354 PutByte(XIRCREG40_CMD0, Offline);
1357 PutByte(XIRCREG40_CMD0, EnableRecv | Online);
1358 } else { /* standard usage */
1359 PutByte(XIRCREG42_SWC1, value | 0x00);
1365 do_config(struct net_device *dev, struct ifmap *map)
1367 local_info_t *local = netdev_priv(dev);
1369 pr_debug("do_config(%p)\n", dev);
1370 if (map->port != 255 && map->port != dev->if_port) {
1374 local->probe_port = 1;
1377 local->probe_port = 0;
1378 dev->if_port = map->port;
1380 netdev_info(dev, "switching to %s port\n", if_names[dev->if_port]);
1381 do_reset(dev,1); /* not the fine way :-) */
1390 do_open(struct net_device *dev)
1392 local_info_t *lp = netdev_priv(dev);
1393 struct pcmcia_device *link = lp->p_dev;
1395 dev_dbg(&link->dev, "do_open(%p)\n", dev);
1397 /* Check that the PCMCIA card is still here. */
1398 /* Physical device present signature. */
1399 if (!pcmcia_dev_present(link))
1405 netif_start_queue(dev);
1411 static void netdev_get_drvinfo(struct net_device *dev,
1412 struct ethtool_drvinfo *info)
1414 strcpy(info->driver, "xirc2ps_cs");
1415 sprintf(info->bus_info, "PCMCIA 0x%lx", dev->base_addr);
1418 static const struct ethtool_ops netdev_ethtool_ops = {
1419 .get_drvinfo = netdev_get_drvinfo,
1423 do_ioctl(struct net_device *dev, struct ifreq *rq, int cmd)
1425 local_info_t *local = netdev_priv(dev);
1426 unsigned int ioaddr = dev->base_addr;
1427 struct mii_ioctl_data *data = if_mii(rq);
1429 pr_debug("%s: ioctl(%-.6s, %#04x) %04x %04x %04x %04x\n",
1430 dev->name, rq->ifr_ifrn.ifrn_name, cmd,
1431 data->phy_id, data->reg_num, data->val_in, data->val_out);
1437 case SIOCGMIIPHY: /* Get the address of the PHY in use. */
1438 data->phy_id = 0; /* we have only this address */
1440 case SIOCGMIIREG: /* Read the specified MII register. */
1441 data->val_out = mii_rd(ioaddr, data->phy_id & 0x1f,
1442 data->reg_num & 0x1f);
1444 case SIOCSMIIREG: /* Write the specified MII register */
1445 mii_wr(ioaddr, data->phy_id & 0x1f, data->reg_num & 0x1f, data->val_in,
1455 hardreset(struct net_device *dev)
1457 local_info_t *local = netdev_priv(dev);
1458 unsigned int ioaddr = dev->base_addr;
1462 PutByte(XIRCREG4_GPR1, 0); /* clear bit 0: power down */
1463 msleep(40); /* wait 40 msec */
1465 PutByte(XIRCREG4_GPR1, 1); /* set bit 0: power up */
1467 PutByte(XIRCREG4_GPR1, 1 | 4); /* set bit 0: power up, bit 2: AIC */
1468 msleep(20); /* wait 20 msec */
1472 do_reset(struct net_device *dev, int full)
1474 local_info_t *local = netdev_priv(dev);
1475 unsigned int ioaddr = dev->base_addr;
1478 pr_debug("%s: do_reset(%p,%d)\n", dev? dev->name:"eth?", dev, full);
1481 PutByte(XIRCREG_CR, SoftReset); /* set */
1482 msleep(20); /* wait 20 msec */
1483 PutByte(XIRCREG_CR, 0); /* clear */
1484 msleep(40); /* wait 40 msec */
1485 if (local->mohawk) {
1487 /* set pin GP1 and GP2 to output (0x0c)
1488 * set GP1 to low to power up the ML6692 (0x00)
1489 * set GP2 to high to power up the 10Mhz chip (0x02)
1491 PutByte(XIRCREG4_GPR0, 0x0e);
1494 /* give the circuits some time to power up */
1495 msleep(500); /* about 500ms */
1497 local->last_ptr_value = 0;
1498 local->silicon = local->mohawk ? (GetByte(XIRCREG4_BOV) & 0x70) >> 4
1499 : (GetByte(XIRCREG4_BOV) & 0x30) >> 4;
1501 if (local->probe_port) {
1502 if (!local->mohawk) {
1504 PutByte(XIRCREG4_GPR0, 4);
1505 local->probe_port = 0;
1507 } else if (dev->if_port == 2) { /* enable 10Base2 */
1509 PutByte(XIRCREG42_SWC1, 0xC0);
1510 } else { /* enable 10BaseT */
1512 PutByte(XIRCREG42_SWC1, 0x80);
1514 msleep(40); /* wait 40 msec to let it complete */
1519 value = GetByte(XIRCREG_ESR); /* read the ESR */
1520 pr_debug("%s: ESR is: %#02x\n", dev->name, value);
1526 PutByte(XIRCREG1_IMR0, 0xff); /* allow all ints */
1527 PutByte(XIRCREG1_IMR1, 1 ); /* and Set TxUnderrunDetect */
1528 value = GetByte(XIRCREG1_ECR);
1531 value |= DisableLinkPulse;
1532 PutByte(XIRCREG1_ECR, value);
1534 pr_debug("%s: ECR is: %#02x\n", dev->name, value);
1537 PutByte(XIRCREG42_SWC0, 0x20); /* disable source insertion */
1539 if (local->silicon != 1) {
1540 /* set the local memory dividing line.
1541 * The comments in the sample code say that this is only
1542 * settable with the scipper version 2 which is revision 0.
1543 * Always for CE3 cards
1546 PutWord(XIRCREG2_RBS, 0x2000);
1552 /* Hardware workaround:
1553 * The receive byte pointer after reset is off by 1 so we need
1554 * to move the offset pointer back to 0.
1557 PutWord(XIRCREG0_DO, 0x2000); /* change offset command, off=0 */
1559 /* setup MAC IMRs and clear status registers */
1560 SelectPage(0x40); /* Bit 7 ... bit 0 */
1561 PutByte(XIRCREG40_RMASK0, 0xff); /* ROK, RAB, rsv, RO, CRC, AE, PTL, MP */
1562 PutByte(XIRCREG40_TMASK0, 0xff); /* TOK, TAB, SQE, LL, TU, JAB, EXC, CRS */
1563 PutByte(XIRCREG40_TMASK1, 0xb0); /* rsv, rsv, PTD, EXT, rsv,rsv,rsv, rsv*/
1564 PutByte(XIRCREG40_RXST0, 0x00); /* ROK, RAB, REN, RO, CRC, AE, PTL, MP */
1565 PutByte(XIRCREG40_TXST0, 0x00); /* TOK, TAB, SQE, LL, TU, JAB, EXC, CRS */
1566 PutByte(XIRCREG40_TXST1, 0x00); /* TEN, rsv, PTD, EXT, retry_counter:4 */
1568 if (full && local->mohawk && init_mii(dev)) {
1569 if (dev->if_port == 4 || local->dingo || local->new_mii) {
1570 netdev_info(dev, "MII selected\n");
1572 PutByte(XIRCREG2_MSR, GetByte(XIRCREG2_MSR) | 0x08);
1575 netdev_info(dev, "MII detected; using 10mbs\n");
1577 if (dev->if_port == 2) /* enable 10Base2 */
1578 PutByte(XIRCREG42_SWC1, 0xC0);
1579 else /* enable 10BaseT */
1580 PutByte(XIRCREG42_SWC1, 0x80);
1581 msleep(40); /* wait 40 msec to let it complete */
1584 PutByte(XIRCREG1_ECR, GetByte(XIRCREG1_ECR | FullDuplex));
1585 } else { /* No MII */
1587 value = GetByte(XIRCREG_ESR); /* read the ESR */
1588 dev->if_port = (value & MediaSelect) ? 1 : 2;
1591 /* configure the LEDs */
1593 if (dev->if_port == 1 || dev->if_port == 4) /* TP: Link and Activity */
1594 PutByte(XIRCREG2_LED, 0x3b);
1595 else /* Coax: Not-Collision and Activity */
1596 PutByte(XIRCREG2_LED, 0x3a);
1599 PutByte(0x0b, 0x04); /* 100 Mbit LED */
1601 /* enable receiver and put the mac online */
1603 set_multicast_list(dev);
1605 PutByte(XIRCREG40_CMD0, EnableRecv | Online);
1608 /* setup Ethernet IMR and enable interrupts */
1610 PutByte(XIRCREG1_IMR0, 0xff);
1613 PutByte(XIRCREG_CR, EnableIntr);
1614 if (local->modem && !local->dingo) { /* do some magic */
1615 if (!(GetByte(0x10) & 0x01))
1616 PutByte(0x10, 0x11); /* unmask master-int bit */
1620 netdev_info(dev, "media %s, silicon revision %d\n",
1621 if_names[dev->if_port], local->silicon);
1622 /* We should switch back to page 0 to avoid a bug in revision 0
1623 * where regs with offset below 8 can't be read after an access
1624 * to the MAC registers */
1629 * Initialize the Media-Independent-Interface
1630 * Returns: True if we have a good MII
1633 init_mii(struct net_device *dev)
1635 local_info_t *local = netdev_priv(dev);
1636 unsigned int ioaddr = dev->base_addr;
1637 unsigned control, status, linkpartner;
1640 if (if_port == 4 || if_port == 1) { /* force 100BaseT or 10BaseT */
1641 dev->if_port = if_port;
1642 local->probe_port = 0;
1646 status = mii_rd(ioaddr, 0, 1);
1647 if ((status & 0xff00) != 0x7800)
1648 return 0; /* No MII */
1650 local->new_mii = (mii_rd(ioaddr, 0, 2) != 0xffff);
1652 if (local->probe_port)
1653 control = 0x1000; /* auto neg */
1654 else if (dev->if_port == 4)
1655 control = 0x2000; /* no auto neg, 100mbs mode */
1657 control = 0x0000; /* no auto neg, 10mbs mode */
1658 mii_wr(ioaddr, 0, 0, control, 16);
1660 control = mii_rd(ioaddr, 0, 0);
1662 if (control & 0x0400) {
1663 netdev_notice(dev, "can't take PHY out of isolation mode\n");
1664 local->probe_port = 0;
1668 if (local->probe_port) {
1669 /* according to the DP83840A specs the auto negotiation process
1670 * may take up to 3.5 sec, so we use this also for our ML6692
1671 * Fixme: Better to use a timer here!
1673 for (i=0; i < 35; i++) {
1674 msleep(100); /* wait 100 msec */
1675 status = mii_rd(ioaddr, 0, 1);
1676 if ((status & 0x0020) && (status & 0x0004))
1680 if (!(status & 0x0020)) {
1681 netdev_info(dev, "autonegotiation failed; using 10mbs\n");
1682 if (!local->new_mii) {
1684 mii_wr(ioaddr, 0, 0, control, 16);
1687 dev->if_port = (GetByte(XIRCREG_ESR) & MediaSelect) ? 1 : 2;
1690 linkpartner = mii_rd(ioaddr, 0, 5);
1691 netdev_info(dev, "MII link partner: %04x\n", linkpartner);
1692 if (linkpartner & 0x0080) {
1703 do_powerdown(struct net_device *dev)
1706 unsigned int ioaddr = dev->base_addr;
1708 pr_debug("do_powerdown(%p)\n", dev);
1711 PutByte(XIRCREG4_GPR1, 0); /* clear bit 0: power down */
1716 do_stop(struct net_device *dev)
1718 unsigned int ioaddr = dev->base_addr;
1719 local_info_t *lp = netdev_priv(dev);
1720 struct pcmcia_device *link = lp->p_dev;
1722 dev_dbg(&link->dev, "do_stop(%p)\n", dev);
1727 netif_stop_queue(dev);
1730 PutByte(XIRCREG_CR, 0); /* disable interrupts */
1732 PutByte(XIRCREG1_IMR0, 0x00); /* forbid all ints */
1734 PutByte(XIRCREG4_GPR1, 0); /* clear bit 0: power down */
1741 static struct pcmcia_device_id xirc2ps_ids[] = {
1742 PCMCIA_PFC_DEVICE_MANF_CARD(0, 0x0089, 0x110a),
1743 PCMCIA_PFC_DEVICE_MANF_CARD(0, 0x0138, 0x110a),
1744 PCMCIA_PFC_DEVICE_PROD_ID13(0, "Xircom", "CEM28", 0x2e3ee845, 0x0ea978ea),
1745 PCMCIA_PFC_DEVICE_PROD_ID13(0, "Xircom", "CEM33", 0x2e3ee845, 0x80609023),
1746 PCMCIA_PFC_DEVICE_PROD_ID13(0, "Xircom", "CEM56", 0x2e3ee845, 0xa650c32a),
1747 PCMCIA_PFC_DEVICE_PROD_ID13(0, "Xircom", "REM10", 0x2e3ee845, 0x76df1d29),
1748 PCMCIA_PFC_DEVICE_PROD_ID13(0, "Xircom", "XEM5600", 0x2e3ee845, 0xf1403719),
1749 PCMCIA_PFC_DEVICE_PROD_ID12(0, "Xircom", "CreditCard Ethernet+Modem II", 0x2e3ee845, 0xeca401bf),
1750 PCMCIA_DEVICE_MANF_CARD(0x01bf, 0x010a),
1751 PCMCIA_DEVICE_PROD_ID13("Toshiba Information Systems", "TPCENET", 0x1b3b94fe, 0xf381c1a2),
1752 PCMCIA_DEVICE_PROD_ID13("Xircom", "CE3-10/100", 0x2e3ee845, 0x0ec0ac37),
1753 PCMCIA_DEVICE_PROD_ID13("Xircom", "PS-CE2-10", 0x2e3ee845, 0x947d9073),
1754 PCMCIA_DEVICE_PROD_ID13("Xircom", "R2E-100BTX", 0x2e3ee845, 0x2464a6e3),
1755 PCMCIA_DEVICE_PROD_ID13("Xircom", "RE-10", 0x2e3ee845, 0x3e08d609),
1756 PCMCIA_DEVICE_PROD_ID13("Xircom", "XE2000", 0x2e3ee845, 0xf7188e46),
1757 PCMCIA_DEVICE_PROD_ID12("Compaq", "Ethernet LAN Card", 0x54f7c49c, 0x9fd2f0a2),
1758 PCMCIA_DEVICE_PROD_ID12("Compaq", "Netelligent 10/100 PC Card", 0x54f7c49c, 0xefe96769),
1759 PCMCIA_DEVICE_PROD_ID12("Intel", "EtherExpress(TM) PRO/100 PC Card Mobile Adapter16", 0x816cc815, 0x174397db),
1760 PCMCIA_DEVICE_PROD_ID12("Toshiba", "10/100 Ethernet PC Card", 0x44a09d9c, 0xb44deecf),
1761 /* also matches CFE-10 cards! */
1762 /* PCMCIA_DEVICE_MANF_CARD(0x0105, 0x010a), */
1765 MODULE_DEVICE_TABLE(pcmcia, xirc2ps_ids);
1768 static struct pcmcia_driver xirc2ps_cs_driver = {
1769 .owner = THIS_MODULE,
1770 .name = "xirc2ps_cs",
1771 .probe = xirc2ps_probe,
1772 .remove = xirc2ps_detach,
1773 .id_table = xirc2ps_ids,
1774 .suspend = xirc2ps_suspend,
1775 .resume = xirc2ps_resume,
1779 init_xirc2ps_cs(void)
1781 return pcmcia_register_driver(&xirc2ps_cs_driver);
1785 exit_xirc2ps_cs(void)
1787 pcmcia_unregister_driver(&xirc2ps_cs_driver);
1790 module_init(init_xirc2ps_cs);
1791 module_exit(exit_xirc2ps_cs);
1794 static int __init setup_xirc2ps_cs(char *str)
1796 /* if_port, full_duplex, do_sound, lockup_hack
1798 int ints[10] = { -1 };
1800 str = get_options(str, 9, ints);
1802 #define MAYBE_SET(X,Y) if (ints[0] >= Y && ints[Y] != -1) { X = ints[Y]; }
1803 MAYBE_SET(if_port, 3);
1804 MAYBE_SET(full_duplex, 4);
1805 MAYBE_SET(do_sound, 5);
1806 MAYBE_SET(lockup_hack, 6);
1812 __setup("xirc2ps_cs=", setup_xirc2ps_cs);