2 * Advanced Micro Devices Inc. AMD8111E Linux Network Driver
3 * Copyright (C) 2003 Advanced Micro Devices
5 * This program is free software; you can redistribute it and/or modify
6 * it under the terms of the GNU General Public License as published by
7 * the Free Software Foundation; either version 2 of the License, or
8 * (at your option) any later version.
10 * This program is distributed in the hope that it will be useful,
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
15 * You should have received a copy of the GNU General Public License
16 * along with this program; if not, write to the Free Software
17 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307
26 AMD8111 based 10/100 Ethernet Controller driver definitions.
41 /* Command style register access
43 Registers CMD0, CMD2, CMD3,CMD7 and INTEN0 uses a write access technique called command style access. It allows the write to selected bits of this register without altering the bits that are not selected. Command style registers are divided into 4 bytes that can be written independently. Higher order bit of each byte is the value bit that specifies the value that will be written into the selected bits of register.
45 eg., if the value 10011010b is written into the least significant byte of a command style register, bits 1,3 and 4 of the register will be set to 1, and the other bits will not be altered. If the value 00011010b is written into the same byte, bits 1,3 and 4 will be cleared to 0 and the other bits will not be altered.
49 /* Offset for Memory Mapped Registers. */
50 /* 32 bit registers */
52 #define ASF_STAT 0x00 /* ASF status register */
53 #define CHIPID 0x04 /* Chip ID regsiter */
54 #define MIB_DATA 0x10 /* MIB data register */
55 #define MIB_ADDR 0x14 /* MIB address register */
56 #define STAT0 0x30 /* Status0 register */
57 #define INT0 0x38 /* Interrupt0 register */
58 #define INTEN0 0x40 /* Interrupt0 enable register*/
59 #define CMD0 0x48 /* Command0 register */
60 #define CMD2 0x50 /* Command2 register */
61 #define CMD3 0x54 /* Command3 resiter */
62 #define CMD7 0x64 /* Command7 register */
64 #define CTRL1 0x6C /* Control1 register */
65 #define CTRL2 0x70 /* Control2 register */
67 #define XMT_RING_LIMIT 0x7C /* Transmit ring limit register */
69 #define AUTOPOLL0 0x88 /* Auto-poll0 register */
70 #define AUTOPOLL1 0x8A /* Auto-poll1 register */
71 #define AUTOPOLL2 0x8C /* Auto-poll2 register */
72 #define AUTOPOLL3 0x8E /* Auto-poll3 register */
73 #define AUTOPOLL4 0x90 /* Auto-poll4 register */
74 #define AUTOPOLL5 0x92 /* Auto-poll5 register */
76 #define AP_VALUE 0x98 /* Auto-poll value register */
77 #define DLY_INT_A 0xA8 /* Group A delayed interrupt register */
78 #define DLY_INT_B 0xAC /* Group B delayed interrupt register */
80 #define FLOW_CONTROL 0xC8 /* Flow control register */
81 #define PHY_ACCESS 0xD0 /* PHY access register */
83 #define STVAL 0xD8 /* Software timer value register */
85 #define XMT_RING_BASE_ADDR0 0x100 /* Transmit ring0 base addr register */
86 #define XMT_RING_BASE_ADDR1 0x108 /* Transmit ring1 base addr register */
87 #define XMT_RING_BASE_ADDR2 0x110 /* Transmit ring2 base addr register */
88 #define XMT_RING_BASE_ADDR3 0x118 /* Transmit ring2 base addr register */
90 #define RCV_RING_BASE_ADDR0 0x120 /* Transmit ring0 base addr register */
92 #define PMAT0 0x190 /* OnNow pattern register0 */
93 #define PMAT1 0x194 /* OnNow pattern register1 */
97 #define XMT_RING_LEN0 0x140 /* Transmit Ring0 length register */
98 #define XMT_RING_LEN1 0x144 /* Transmit Ring1 length register */
99 #define XMT_RING_LEN2 0x148 /* Transmit Ring2 length register */
100 #define XMT_RING_LEN3 0x14C /* Transmit Ring3 length register */
102 #define RCV_RING_LEN0 0x150 /* Receive Ring0 length register */
104 #define SRAM_SIZE 0x178 /* SRAM size register */
105 #define SRAM_BOUNDARY 0x17A /* SRAM boundary register */
109 #define PADR 0x160 /* Physical address register */
111 #define IFS1 0x18C /* Inter-frame spacing Part1 register */
112 #define IFS 0x18D /* Inter-frame spacing register */
113 #define IPG 0x18E /* Inter-frame gap register */
116 #define LADRF 0x168 /* Logical address filter register */
119 /* Register Bit Definitions */
122 ASF_INIT_DONE = (1 << 1),
123 ASF_INIT_PRESENT = (1 << 0),
129 MIB_CMD_ACTIVE = (1 << 15 ),
130 MIB_RD_CMD = (1 << 13 ),
131 MIB_CLEAR = (1 << 12 ),
132 MIB_ADDRESS = (1 << 0) | (1 << 1) | (1 << 2) | (1 << 3)|
139 PMAT_DET = (1 << 12),
142 SPEED_MASK = (1 << 9)|(1 << 8)|(1 << 7),
143 FULL_DPLX = (1 << 6),
144 LINK_STATS = (1 << 5),
145 AUTONEG_COMPLETE = (1 << 4),
147 RX_SUSPENDED = (1 << 2),
148 TX_SUSPENDED = (1 << 1),
153 #define PHY_SPEED_10 0x2
154 #define PHY_SPEED_100 0x3
156 /* INT0 0x38, 32bit register */
165 TINT_SUM = (1 << 23),
169 MIIPDTINT = (1 << 19),
172 RINT_SUM = (1 << 15),
188 VAL3 = (1 << 31), /* VAL bit for byte 3 */
189 VAL2 = (1 << 23), /* VAL bit for byte 2 */
190 VAL1 = (1 << 15), /* VAL bit for byte 1 */
191 VAL0 = (1 << 7), /* VAL bit for byte 0 */
199 APINT5EN = (1 << 26),
200 APINT4EN = (1 << 25),
201 APINT3EN = (1 << 24),
203 APINT2EN = (1 << 22),
204 APINT1EN = (1 << 21),
205 APINT0EN = (1 << 20),
206 MIIPDTINTEN = (1 << 19),
207 MCCIINTEN = (1 << 18),
208 MCCINTEN = (1 << 17),
209 MREINTEN = (1 << 16),
211 SPNDINTEN = (1 << 14),
222 INTEN0_CLEAR = 0x1F7F7F1F, /* Command style register */
236 RX_FAST_SPND = (1 << 5),
237 TX_FAST_SPND = (1 << 4),
243 CMD0_CLEAR = 0x000F0F7F, /* Command style register */
250 CONDUIT_MODE = (1 << 29),
257 ASTRP_RCV = (1 << 13),
258 RCV_DROP0 = (1 << 12),
272 CMD2_CLEAR = 0x3F7F3F7F, /* Command style register */
279 ASF_INIT_DONE_ALIAS = (1 << 29),
284 VL_TAG_DEL = (1 << 18),
287 INTLEVEL = (1 << 13),
288 FORCE_FULL_DUPLEX = (1 << 12),
289 FORCE_LINK_STATUS = (1 << 11),
293 RESET_PHY_PULSE = (1 << 2),
294 RESET_PHY = (1 << 1),
295 PHY_RST_POL = (1 << 0),
303 PMAT_SAVE_MATCH = (1 << 4),
304 PMAT_MODE = (1 << 3),
306 LCMODE_SW = (1 << 0),
308 CMD7_CLEAR = 0x0000001B /* Command style register */
315 RESET_PHY_WIDTH = (0xF << 16) | (0xF<< 20), /* 0x00FF0000 */
316 XMTSP_MASK = (1 << 9) | (1 << 8), /* 9:8 */
317 XMTSP_128 = (1 << 9), /* 9 */
319 CACHE_ALIGN = (1 << 4),
320 BURST_LIMIT_MASK = (0xF << 0 ),
321 CTRL1_DEFAULT = 0x00010111,
327 FMDC_MASK = (1 << 9)|(1 << 8), /* 9:8 */
331 XPHYSP = (1 << 4) | (1 << 3), /* 4:3 */
332 APDW_MASK = (1 << 2) | (1 << 1) | (1 << 0), /* 2:0 */
336 /* XMT_RING_LIMIT 0x7C, 32bit register */
339 XMT_RING2_LIMIT = (0xFF << 16), /* 23:16 */
340 XMT_RING1_LIMIT = (0xFF << 8), /* 15:8 */
341 XMT_RING0_LIMIT = (0xFF << 0), /* 7:0 */
343 }XMT_RING_LIMIT_BITS;
347 AP_REG0_EN = (1 << 15),
348 AP_REG0_ADDR_MASK = (0xF << 8) |(1 << 12),/* 12:8 */
349 AP_PHY0_ADDR_MASK = (0xF << 0) |(1 << 4),/* 4:0 */
353 /* AUTOPOLL1 0x8A, 16bit register */
356 AP_REG1_EN = (1 << 15),
357 AP_REG1_ADDR_MASK = (0xF << 8) |(1 << 12),/* 12:8 */
358 AP_PRE_SUP1 = (1 << 6),
359 AP_PHY1_DFLT = (1 << 5),
360 AP_PHY1_ADDR_MASK = (0xF << 0) |(1 << 4),/* 4:0 */
367 AP_REG2_EN = (1 << 15),
368 AP_REG2_ADDR_MASK = (0xF << 8) |(1 << 12),/* 12:8 */
369 AP_PRE_SUP2 = (1 << 6),
370 AP_PHY2_DFLT = (1 << 5),
371 AP_PHY2_ADDR_MASK = (0xF << 0) |(1 << 4),/* 4:0 */
377 AP_REG3_EN = (1 << 15),
378 AP_REG3_ADDR_MASK = (0xF << 8) |(1 << 12),/* 12:8 */
379 AP_PRE_SUP3 = (1 << 6),
380 AP_PHY3_DFLT = (1 << 5),
381 AP_PHY3_ADDR_MASK = (0xF << 0) |(1 << 4),/* 4:0 */
388 AP_REG4_EN = (1 << 15),
389 AP_REG4_ADDR_MASK = (0xF << 8) |(1 << 12),/* 12:8 */
390 AP_PRE_SUP4 = (1 << 6),
391 AP_PHY4_DFLT = (1 << 5),
392 AP_PHY4_ADDR_MASK = (0xF << 0) |(1 << 4),/* 4:0 */
399 AP_REG5_EN = (1 << 15),
400 AP_REG5_ADDR_MASK = (0xF << 8) |(1 << 12),/* 12:8 */
401 AP_PRE_SUP5 = (1 << 6),
402 AP_PHY5_DFLT = (1 << 5),
403 AP_PHY5_ADDR_MASK = (0xF << 0) |(1 << 4),/* 4:0 */
410 /* AP_VALUE 0x98, 32bit ragister */
413 AP_VAL_ACTIVE = (1 << 31),
414 AP_VAL_RD_CMD = ( 1 << 29),
415 AP_ADDR = (1 << 18)|(1 << 17)|(1 << 16), /* 18:16 */
416 AP_VAL = (0xF << 0) | (0xF << 4) |( 0xF << 8) |
417 (0xF << 12), /* 15:0 */
423 DLY_INT_A_R3 = (1 << 31),
424 DLY_INT_A_R2 = (1 << 30),
425 DLY_INT_A_R1 = (1 << 29),
426 DLY_INT_A_R0 = (1 << 28),
427 DLY_INT_A_T3 = (1 << 27),
428 DLY_INT_A_T2 = (1 << 26),
429 DLY_INT_A_T1 = (1 << 25),
430 DLY_INT_A_T0 = ( 1 << 24),
431 EVENT_COUNT_A = (0xF << 16) | (0x1 << 20),/* 20:16 */
432 MAX_DELAY_TIME_A = (0xF << 0) | (0xF << 4) | (1 << 8)|
433 (1 << 9) | (1 << 10), /* 10:0 */
439 DLY_INT_B_R3 = (1 << 31),
440 DLY_INT_B_R2 = (1 << 30),
441 DLY_INT_B_R1 = (1 << 29),
442 DLY_INT_B_R0 = (1 << 28),
443 DLY_INT_B_T3 = (1 << 27),
444 DLY_INT_B_T2 = (1 << 26),
445 DLY_INT_B_T1 = (1 << 25),
446 DLY_INT_B_T0 = ( 1 << 24),
447 EVENT_COUNT_B = (0xF << 16) | (0x1 << 20),/* 20:16 */
448 MAX_DELAY_TIME_B = (0xF << 0) | (0xF << 4) | (1 << 8)|
449 (1 << 9) | (1 << 10), /* 10:0 */
453 /* FLOW_CONTROL 0xC8, 32bit register */
456 PAUSE_LEN_CHG = (1 << 30),
463 PAUSE_LEN = (0xF << 0) | (0xF << 4) |( 0xF << 8) | (0xF << 12), /* 15:0 */
467 /* PHY_ ACCESS 0xD0, 32bit register */
470 PHY_CMD_ACTIVE = (1 << 31),
471 PHY_WR_CMD = (1 << 30),
472 PHY_RD_CMD = (1 << 29),
473 PHY_RD_ERR = (1 << 28),
474 PHY_PRE_SUP = (1 << 27),
475 PHY_ADDR = (1 << 21) | (1 << 22) | (1 << 23)|
476 (1 << 24) |(1 << 25),/* 25:21 */
477 PHY_REG_ADDR = (1 << 16) | (1 << 17) | (1 << 18)| (1 << 19) | (1 << 20),/* 20:16 */
478 PHY_DATA = (0xF << 0)|(0xF << 4) |(0xF << 8)|
479 (0xF << 12),/* 15:0 */
484 /* PMAT0 0x190, 32bit register */
486 PMR_ACTIVE = (1 << 31),
487 PMR_WR_CMD = (1 << 30),
488 PMR_RD_CMD = (1 << 29),
490 PMR_ADDR = (0xF << 16)|(1 << 20)|(1 << 21)|
491 (1 << 22),/* 22:16 */
492 PMR_B4 = (0xF << 0) | (0xF << 4),/* 15:0 */
496 /* PMAT1 0x194, 32bit register */
498 PMR_B3 = (0xF << 24) | (0xF <<28),/* 31:24 */
499 PMR_B2 = (0xF << 16) |(0xF << 20),/* 23:16 */
500 PMR_B1 = (0xF << 8) | (0xF <<12), /* 15:8 */
501 PMR_B0 = (0xF << 0)|(0xF << 4),/* 7:0 */
504 /************************************************************************/
506 /* MIB counter definitions */
508 /************************************************************************/
510 #define rcv_miss_pkts 0x00
511 #define rcv_octets 0x01
512 #define rcv_broadcast_pkts 0x02
513 #define rcv_multicast_pkts 0x03
514 #define rcv_undersize_pkts 0x04
515 #define rcv_oversize_pkts 0x05
516 #define rcv_fragments 0x06
517 #define rcv_jabbers 0x07
518 #define rcv_unicast_pkts 0x08
519 #define rcv_alignment_errors 0x09
520 #define rcv_fcs_errors 0x0A
521 #define rcv_good_octets 0x0B
522 #define rcv_mac_ctrl 0x0C
523 #define rcv_flow_ctrl 0x0D
524 #define rcv_pkts_64_octets 0x0E
525 #define rcv_pkts_65to127_octets 0x0F
526 #define rcv_pkts_128to255_octets 0x10
527 #define rcv_pkts_256to511_octets 0x11
528 #define rcv_pkts_512to1023_octets 0x12
529 #define rcv_pkts_1024to1518_octets 0x13
530 #define rcv_unsupported_opcode 0x14
531 #define rcv_symbol_errors 0x15
532 #define rcv_drop_pkts_ring1 0x16
533 #define rcv_drop_pkts_ring2 0x17
534 #define rcv_drop_pkts_ring3 0x18
535 #define rcv_drop_pkts_ring4 0x19
536 #define rcv_jumbo_pkts 0x1A
538 #define xmt_underrun_pkts 0x20
539 #define xmt_octets 0x21
540 #define xmt_packets 0x22
541 #define xmt_broadcast_pkts 0x23
542 #define xmt_multicast_pkts 0x24
543 #define xmt_collisions 0x25
544 #define xmt_unicast_pkts 0x26
545 #define xmt_one_collision 0x27
546 #define xmt_multiple_collision 0x28
547 #define xmt_deferred_transmit 0x29
548 #define xmt_late_collision 0x2A
549 #define xmt_excessive_defer 0x2B
550 #define xmt_loss_carrier 0x2C
551 #define xmt_excessive_collision 0x2D
552 #define xmt_back_pressure 0x2E
553 #define xmt_flow_ctrl 0x2F
554 #define xmt_pkts_64_octets 0x30
555 #define xmt_pkts_65to127_octets 0x31
556 #define xmt_pkts_128to255_octets 0x32
557 #define xmt_pkts_256to511_octets 0x33
558 #define xmt_pkts_512to1023_octets 0x34
559 #define xmt_pkts_1024to1518_octet 0x35
560 #define xmt_oversize_pkts 0x36
561 #define xmt_jumbo_pkts 0x37
564 /* Driver definitions */
566 #define PCI_VENDOR_ID_AMD 0x1022
567 #define PCI_DEVICE_ID_AMD8111E_7462 0x7462
569 #define MAX_UNITS 8 /* Maximum number of devices possible */
571 #define NUM_TX_BUFFERS 32 /* Number of transmit buffers */
572 #define NUM_RX_BUFFERS 32 /* Number of receive buffers */
574 #define TX_BUFF_MOD_MASK 31 /* (NUM_TX_BUFFERS -1) */
575 #define RX_BUFF_MOD_MASK 31 /* (NUM_RX_BUFFERS -1) */
577 #define NUM_TX_RING_DR 32
578 #define NUM_RX_RING_DR 32
580 #define TX_RING_DR_MOD_MASK 31 /* (NUM_TX_RING_DR -1) */
581 #define RX_RING_DR_MOD_MASK 31 /* (NUM_RX_RING_DR -1) */
583 #define MAX_FILTER_SIZE 64 /* Maximum multicast address */
584 #define AMD8111E_MIN_MTU 60
585 #define AMD8111E_MAX_MTU 9000
587 #define PKT_BUFF_SZ 1536
588 #define MIN_PKT_LEN 60
589 #define ETH_ADDR_LEN 6
591 #define AMD8111E_TX_TIMEOUT (3 * HZ)/* 3 sec */
592 #define SOFT_TIMER_FREQ 0xBEBC /* 0.5 sec */
593 #define DELAY_TIMER_CONV 50 /* msec to 10 usec conversion.
594 Only 500 usec resolution */
595 #define OPTION_VLAN_ENABLE 0x0001
596 #define OPTION_JUMBO_ENABLE 0x0002
597 #define OPTION_MULTICAST_ENABLE 0x0004
598 #define OPTION_WOL_ENABLE 0x0008
599 #define OPTION_WAKE_MAGIC_ENABLE 0x0010
600 #define OPTION_WAKE_PHY_ENABLE 0x0020
601 #define OPTION_INTR_COAL_ENABLE 0x0040
602 #define OPTION_DYN_IPG_ENABLE 0x0080
604 #define PHY_REG_ADDR_MASK 0x1f
607 #define DEFAULT_IPG 0x60
608 #define IFS1_DELTA 36
609 #define IPG_CONVERGE_JIFFIES (HZ/2)
610 #define IPG_STABLE_TIME 5
617 /* Assume contoller gets data 10 times the maximum processing time */
618 #define REPEAT_CNT 10
620 /* amd8111e decriptor flag definitions */
624 ADD_FCS_BIT = (1 << 13),
625 LTINT_BIT = (1 << 12),
629 TCC_VLAN_INSERT = (1 << 1),
630 TCC_VLAN_REPLACE = (1 << 1) |( 1<< 0),
636 FRAM_BIT = (1 << 13),
637 OFLO_BIT = (1 << 12),
642 TT_VLAN_TAGGED = (1 << 3) |(1 << 2),/* 0x000 */
643 TT_PRTY_TAGGED = (1 << 3),/* 0x0008 */
647 #define RESET_RX_FLAGS 0x0000
648 #define TT_MASK 0x000c
649 #define TCC_MASK 0x0003
651 /* driver ioctl parameters */
652 #define AMD8111E_REG_DUMP_LEN 13*sizeof(u32)
654 /* amd8111e desriptor format */
656 struct amd8111e_tx_dr{
658 __le16 buff_count; /* Size of the buffer pointed by this descriptor */
662 __le16 tag_ctrl_info;
666 __le32 buff_phy_addr;
671 struct amd8111e_rx_dr{
675 __le16 msg_count; /* Received message len */
677 __le16 tag_ctrl_info;
679 __le16 buff_count; /* Len of the buffer pointed by descriptor. */
683 __le32 buff_phy_addr;
686 struct amd8111e_link_config{
688 #define SPEED_INVALID 0xffff
689 #define DUPLEX_INVALID 0xff
690 #define AUTONEG_INVALID 0xff
692 unsigned long orig_phy_option;
696 u8 reserved; /* 32bit alignment */
715 #define MAX_TIMEOUT 40
716 #define MAX_EVENT_COUNT 31
717 struct amd8111e_coalesce_conf{
719 unsigned int rx_timeout;
720 unsigned int rx_event_count;
721 unsigned long rx_packets;
722 unsigned long rx_prev_packets;
723 unsigned long rx_bytes;
724 unsigned long rx_prev_bytes;
725 unsigned int rx_coal_type;
727 unsigned int tx_timeout;
728 unsigned int tx_event_count;
729 unsigned long tx_packets;
730 unsigned long tx_prev_packets;
731 unsigned long tx_bytes;
732 unsigned long tx_prev_bytes;
733 unsigned int tx_coal_type;
738 unsigned int ipg_state;
740 unsigned int current_ipg;
741 unsigned int col_cnt;
742 unsigned int diff_col_cnt;
743 unsigned int timer_tick;
744 unsigned int prev_ipg;
745 struct timer_list ipg_timer;
748 struct amd8111e_priv{
750 struct amd8111e_tx_dr* tx_ring;
751 struct amd8111e_rx_dr* rx_ring;
752 dma_addr_t tx_ring_dma_addr; /* tx descriptor ring base address */
753 dma_addr_t rx_ring_dma_addr; /* rx descriptor ring base address */
755 struct pci_dev *pci_dev; /* Ptr to the associated pci_dev */
756 struct net_device* amd8111e_net_dev; /* ptr to associated net_device */
757 /* Transmit and recive skbs */
758 struct sk_buff *tx_skbuff[NUM_TX_BUFFERS];
759 struct sk_buff *rx_skbuff[NUM_RX_BUFFERS];
760 /* Transmit and receive dma mapped addr */
761 dma_addr_t tx_dma_addr[NUM_TX_BUFFERS];
762 dma_addr_t rx_dma_addr[NUM_RX_BUFFERS];
763 /* Reg memory mapped address */
766 struct napi_struct napi;
768 spinlock_t lock; /* Guard lock */
769 unsigned long rx_idx, tx_idx; /* The next free ring entry */
770 unsigned long tx_complete_idx;
771 unsigned long tx_ring_complete_idx;
772 unsigned long tx_ring_idx;
773 unsigned int rx_buff_len; /* Buffer length of rx buffers */
774 int options; /* Options enabled/disabled for the device */
776 unsigned long ext_phy_option;
780 struct amd8111e_link_config link_config;
783 struct net_device *next;
785 struct mii_if_info mii_if;
786 #if AMD8111E_VLAN_TAG_USED
787 struct vlan_group *vlgrp;
790 struct net_device_stats stats;
791 unsigned int drv_rx_errors;
792 struct amd8111e_coalesce_conf coal_conf;
794 struct ipg_info ipg_data;
798 /* kernel provided writeq does not write 64 bits into the amd8111e device register instead writes only higher 32bits data into lower 32bits of the register.
800 #define amd8111e_writeq(_UlData,_memMap) \
801 writel(*(u32*)(&_UlData), _memMap); \
802 writel(*(u32*)((u8*)(&_UlData)+4), _memMap+4)
804 /* maps the external speed options to internal value */
814 static int speed_duplex[MAX_UNITS] = { 0, };
815 static int coalesce[MAX_UNITS] = {1,1,1,1,1,1,1,1};
816 static int dynamic_ipg[MAX_UNITS] = {0,0,0,0,0,0,0,0};
817 static unsigned int chip_version;
819 #endif /* _AMD8111E_H */