1 // SPDX-License-Identifier: GPL-2.0+
3 * Copyright (C) 2017 DENX Software Engineering
4 * Lukasz Majewski, DENX Software Engineering, lukma@denx.de
9 #include <fdt_support.h>
12 #include <asm/arch/clock.h>
13 #include <asm/arch/imx-regs.h>
14 #include <asm/arch/iomux.h>
15 #include <asm/arch/mx6-pins.h>
16 #include <asm/arch/mx6-ddr.h>
17 #include <asm/arch/sys_proto.h>
22 #include <asm/mach-imx/iomux-v3.h>
23 #include <asm/mach-imx/boot_mode.h>
29 #include <dm/platform_data/serial_mxc.h>
30 #include <dm/platdata.h>
34 DECLARE_GLOBAL_DATA_PTR;
36 static bool hw_ids_valid;
37 static bool sw_ids_valid;
41 const char *gpio_table_sw_names[] = {
42 "GPIO2_4", "GPIO2_5", "GPIO2_6", "GPIO2_7"
45 const char *gpio_table_sw_ids_names[] = {
46 "sw0", "sw1", "sw2", "sw3"
49 const char *gpio_table_hw_names[] = {
50 "GPIO6_7", "GPIO6_9", "GPIO6_10", "GPIO6_11",
51 "GPIO4_7", "GPIO4_11", "GPIO4_13", "GPIO4_15"
54 const char *gpio_table_hw_ids_names[] = {
55 "hw0", "hw1", "hw2", "hw3", "hw4", "hw5", "hw6", "hw7"
58 static int get_board_id(const char **pin_names, const char **ids_names,
59 int size, bool *valid, u32 *id)
61 struct gpio_desc desc;
66 for (i = 0; i < size; i++) {
67 memset(&desc, 0, sizeof(desc));
69 ret = dm_gpio_lookup_name(pin_names[i], &desc);
71 printf("Can't lookup request SWx gpios\n");
75 ret = dm_gpio_request(&desc, ids_names[i]);
77 printf("Can't lookup request SWx gpios\n");
81 dm_gpio_set_dir_flags(&desc, GPIOD_IS_IN);
83 val = dm_gpio_get_value(&desc);
85 printf("Can't get SW%d ID\n", i);
98 gd->ram_size = imx_ddr_size();
103 iomux_v3_cfg_t const misc_pads[] = {
104 /* Prod ID GPIO pins */
105 MX6_PAD_NANDF_D4__GPIO2_IO04 | MUX_PAD_CTRL(NO_PAD_CTRL),
106 MX6_PAD_NANDF_D5__GPIO2_IO05 | MUX_PAD_CTRL(NO_PAD_CTRL),
107 MX6_PAD_NANDF_D6__GPIO2_IO06 | MUX_PAD_CTRL(NO_PAD_CTRL),
108 MX6_PAD_NANDF_D7__GPIO2_IO07 | MUX_PAD_CTRL(NO_PAD_CTRL),
110 /* HW revision GPIO pins */
111 MX6_PAD_NANDF_CLE__GPIO6_IO07 | MUX_PAD_CTRL(NO_PAD_CTRL),
112 MX6_PAD_NANDF_WP_B__GPIO6_IO09 | MUX_PAD_CTRL(NO_PAD_CTRL),
113 MX6_PAD_NANDF_RB0__GPIO6_IO10 | MUX_PAD_CTRL(NO_PAD_CTRL),
114 MX6_PAD_NANDF_CS0__GPIO6_IO11 | MUX_PAD_CTRL(NO_PAD_CTRL),
115 MX6_PAD_KEY_ROW0__GPIO4_IO07 | MUX_PAD_CTRL(NO_PAD_CTRL),
116 MX6_PAD_KEY_ROW2__GPIO4_IO11 | MUX_PAD_CTRL(NO_PAD_CTRL),
117 MX6_PAD_KEY_ROW3__GPIO4_IO13 | MUX_PAD_CTRL(NO_PAD_CTRL),
118 MX6_PAD_KEY_ROW4__GPIO4_IO15 | MUX_PAD_CTRL(NO_PAD_CTRL),
121 MX6_PAD_GPIO_3__XTALOSC_REF_CLK_24M | MUX_PAD_CTRL(NO_PAD_CTRL),
123 /* Emergency recovery pin */
124 MX6_PAD_EIM_D29__GPIO3_IO29 | MUX_PAD_CTRL(NO_PAD_CTRL),
128 * Do not overwrite the console
129 * Always use serial for U-Boot console
131 int overwrite_console(void)
136 #if defined(CONFIG_OF_LIBFDT) && defined(CONFIG_OF_BOARD_SETUP)
137 int ft_board_setup(void *blob, bd_t *bd)
139 fdt_fixup_ethernet(blob);
144 int board_phy_config(struct phy_device *phydev)
146 /* display5 due to PCB routing can only work with 100 Mbps */
147 phydev->advertising &= ~(ADVERTISED_1000baseX_Half |
148 ADVERTISED_1000baseX_Full |
149 SUPPORTED_1000baseT_Half |
150 SUPPORTED_1000baseT_Full);
152 if (phydev->drv->config)
153 return phydev->drv->config(phydev);
160 struct gpio_desc phy_int_gbe, spi2_wp;
163 debug("board init\n");
164 /* address of boot parameters */
165 gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
167 /* Setup misc (application specific) stuff */
168 SETUP_IOMUX_PADS(misc_pads);
170 get_board_id(gpio_table_sw_names, &gpio_table_sw_ids_names[0],
171 ARRAY_SIZE(gpio_table_sw_names), &sw_ids_valid, &unit_id);
172 debug("SWx unit_id 0x%x\n", unit_id);
174 get_board_id(gpio_table_hw_names, &gpio_table_hw_ids_names[0],
175 ARRAY_SIZE(gpio_table_hw_names), &hw_ids_valid, &cpu_id);
176 debug("HWx cpu_id 0x%x\n", cpu_id);
178 if (hw_ids_valid && sw_ids_valid)
179 printf("ID: unit type 0x%x rev 0x%x\n", unit_id, cpu_id);
183 /* Setup low level FEC (ETH) */
184 ret = dm_gpio_lookup_name("GPIO1_28", &phy_int_gbe);
186 printf("Cannot get GPIO1_28\n");
188 ret = dm_gpio_request(&phy_int_gbe, "INT_GBE");
190 dm_gpio_set_dir_flags(&phy_int_gbe, GPIOD_IS_IN);
193 iomuxc_set_rgmii_io_voltage(DDR_SEL_1P5V_IO);
194 enable_fec_anatop_clock(0, ENET_125MHZ);
196 /* Setup #WP for SPI-NOR memory */
197 ret = dm_gpio_lookup_name("GPIO7_0", &spi2_wp);
199 printf("Cannot get GPIO7_0\n");
201 ret = dm_gpio_request(&spi2_wp, "spi2_#wp");
203 dm_gpio_set_dir_flags(&spi2_wp, GPIOD_IS_OUT |
204 GPIOD_IS_OUT_ACTIVE);
210 #ifdef CONFIG_CMD_BMODE
211 static const struct boot_mode board_boot_modes[] = {
212 /* eMMC, USDHC-4, 8-bit bus width */
213 /* SPI-NOR, ECSPI-2 SS0, 3-bytes addressing */
214 {"emmc", MAKE_CFGVAL(0x60, 0x58, 0x00, 0x00)},
215 {"spinor", MAKE_CFGVAL(0x30, 0x00, 0x00, 0x09)},
219 static void setup_boot_modes(void)
221 add_board_boot_modes(board_boot_modes);
224 static inline void setup_boot_modes(void) {}
227 int misc_init_r(void)
229 struct gpio_desc em_pad;
234 ret = dm_gpio_lookup_name("GPIO3_29", &em_pad);
236 printf("Can't find emergency PAD gpio\n");
240 ret = dm_gpio_request(&em_pad, "Emergency_PAD");
242 printf("Can't request emergency PAD gpio\n");
246 dm_gpio_set_dir_flags(&em_pad, GPIOD_IS_IN);