2 * Kernel-based Virtual Machine driver for Linux
6 * Copyright (C) 2006 Qumranet, Inc.
7 * Copyright 2010 Red Hat, Inc. and/or its affiliates.
10 * Yaniv Kamay <yaniv@qumranet.com>
11 * Avi Kivity <avi@qumranet.com>
13 * This work is licensed under the terms of the GNU GPL, version 2. See
14 * the COPYING file in the top-level directory.
17 #include <linux/kvm_host.h>
21 #include "kvm_cache_regs.h"
24 #include <linux/module.h>
25 #include <linux/kernel.h>
26 #include <linux/vmalloc.h>
27 #include <linux/highmem.h>
28 #include <linux/sched.h>
29 #include <linux/ftrace_event.h>
30 #include <linux/slab.h>
32 #include <asm/perf_event.h>
33 #include <asm/tlbflush.h>
35 #include <asm/kvm_para.h>
37 #include <asm/virtext.h>
40 #define __ex(x) __kvm_handle_fault_on_reboot(x)
42 MODULE_AUTHOR("Qumranet");
43 MODULE_LICENSE("GPL");
45 #define IOPM_ALLOC_ORDER 2
46 #define MSRPM_ALLOC_ORDER 1
48 #define SEG_TYPE_LDT 2
49 #define SEG_TYPE_BUSY_TSS16 3
51 #define SVM_FEATURE_NPT (1 << 0)
52 #define SVM_FEATURE_LBRV (1 << 1)
53 #define SVM_FEATURE_SVML (1 << 2)
54 #define SVM_FEATURE_NRIP (1 << 3)
55 #define SVM_FEATURE_TSC_RATE (1 << 4)
56 #define SVM_FEATURE_VMCB_CLEAN (1 << 5)
57 #define SVM_FEATURE_FLUSH_ASID (1 << 6)
58 #define SVM_FEATURE_DECODE_ASSIST (1 << 7)
59 #define SVM_FEATURE_PAUSE_FILTER (1 << 10)
61 #define NESTED_EXIT_HOST 0 /* Exit handled on host level */
62 #define NESTED_EXIT_DONE 1 /* Exit caused nested vmexit */
63 #define NESTED_EXIT_CONTINUE 2 /* Further checks needed */
65 #define DEBUGCTL_RESERVED_BITS (~(0x3fULL))
67 #define TSC_RATIO_RSVD 0xffffff0000000000ULL
68 #define TSC_RATIO_MIN 0x0000000000000001ULL
69 #define TSC_RATIO_MAX 0x000000ffffffffffULL
71 static bool erratum_383_found __read_mostly;
73 static const u32 host_save_user_msrs[] = {
75 MSR_STAR, MSR_LSTAR, MSR_CSTAR, MSR_SYSCALL_MASK, MSR_KERNEL_GS_BASE,
78 MSR_IA32_SYSENTER_CS, MSR_IA32_SYSENTER_ESP, MSR_IA32_SYSENTER_EIP,
81 #define NR_HOST_SAVE_USER_MSRS ARRAY_SIZE(host_save_user_msrs)
91 /* These are the merged vectors */
94 /* gpa pointers to the real vectors */
98 /* A VMEXIT is required but not yet emulated */
101 /* cache for intercepts of the guest */
104 u32 intercept_exceptions;
107 /* Nested Paging related state */
111 #define MSRPM_OFFSETS 16
112 static u32 msrpm_offsets[MSRPM_OFFSETS] __read_mostly;
115 struct kvm_vcpu vcpu;
117 unsigned long vmcb_pa;
118 struct svm_cpu_data *svm_data;
119 uint64_t asid_generation;
120 uint64_t sysenter_esp;
121 uint64_t sysenter_eip;
125 u64 host_user_msrs[NR_HOST_SAVE_USER_MSRS];
137 struct nested_state nested;
141 unsigned int3_injected;
142 unsigned long int3_rip;
148 static DEFINE_PER_CPU(u64, current_tsc_ratio);
149 #define TSC_RATIO_DEFAULT 0x0100000000ULL
151 #define MSR_INVALID 0xffffffffU
153 static struct svm_direct_access_msrs {
154 u32 index; /* Index of the MSR */
155 bool always; /* True if intercept is always on */
156 } direct_access_msrs[] = {
157 { .index = MSR_STAR, .always = true },
158 { .index = MSR_IA32_SYSENTER_CS, .always = true },
160 { .index = MSR_GS_BASE, .always = true },
161 { .index = MSR_FS_BASE, .always = true },
162 { .index = MSR_KERNEL_GS_BASE, .always = true },
163 { .index = MSR_LSTAR, .always = true },
164 { .index = MSR_CSTAR, .always = true },
165 { .index = MSR_SYSCALL_MASK, .always = true },
167 { .index = MSR_IA32_LASTBRANCHFROMIP, .always = false },
168 { .index = MSR_IA32_LASTBRANCHTOIP, .always = false },
169 { .index = MSR_IA32_LASTINTFROMIP, .always = false },
170 { .index = MSR_IA32_LASTINTTOIP, .always = false },
171 { .index = MSR_INVALID, .always = false },
174 /* enable NPT for AMD64 and X86 with PAE */
175 #if defined(CONFIG_X86_64) || defined(CONFIG_X86_PAE)
176 static bool npt_enabled = true;
178 static bool npt_enabled;
182 module_param(npt, int, S_IRUGO);
184 static int nested = 1;
185 module_param(nested, int, S_IRUGO);
187 static void svm_flush_tlb(struct kvm_vcpu *vcpu);
188 static void svm_complete_interrupts(struct vcpu_svm *svm);
190 static int nested_svm_exit_handled(struct vcpu_svm *svm);
191 static int nested_svm_intercept(struct vcpu_svm *svm);
192 static int nested_svm_vmexit(struct vcpu_svm *svm);
193 static int nested_svm_check_exception(struct vcpu_svm *svm, unsigned nr,
194 bool has_error_code, u32 error_code);
195 static u64 __scale_tsc(u64 ratio, u64 tsc);
198 VMCB_INTERCEPTS, /* Intercept vectors, TSC offset,
199 pause filter count */
200 VMCB_PERM_MAP, /* IOPM Base and MSRPM Base */
201 VMCB_ASID, /* ASID */
202 VMCB_INTR, /* int_ctl, int_vector */
203 VMCB_NPT, /* npt_en, nCR3, gPAT */
204 VMCB_CR, /* CR0, CR3, CR4, EFER */
205 VMCB_DR, /* DR6, DR7 */
206 VMCB_DT, /* GDT, IDT */
207 VMCB_SEG, /* CS, DS, SS, ES, CPL */
208 VMCB_CR2, /* CR2 only */
209 VMCB_LBR, /* DBGCTL, BR_FROM, BR_TO, LAST_EX_FROM, LAST_EX_TO */
213 /* TPR and CR2 are always written before VMRUN */
214 #define VMCB_ALWAYS_DIRTY_MASK ((1U << VMCB_INTR) | (1U << VMCB_CR2))
216 static inline void mark_all_dirty(struct vmcb *vmcb)
218 vmcb->control.clean = 0;
221 static inline void mark_all_clean(struct vmcb *vmcb)
223 vmcb->control.clean = ((1 << VMCB_DIRTY_MAX) - 1)
224 & ~VMCB_ALWAYS_DIRTY_MASK;
227 static inline void mark_dirty(struct vmcb *vmcb, int bit)
229 vmcb->control.clean &= ~(1 << bit);
232 static inline struct vcpu_svm *to_svm(struct kvm_vcpu *vcpu)
234 return container_of(vcpu, struct vcpu_svm, vcpu);
237 static void recalc_intercepts(struct vcpu_svm *svm)
239 struct vmcb_control_area *c, *h;
240 struct nested_state *g;
242 mark_dirty(svm->vmcb, VMCB_INTERCEPTS);
244 if (!is_guest_mode(&svm->vcpu))
247 c = &svm->vmcb->control;
248 h = &svm->nested.hsave->control;
251 c->intercept_cr = h->intercept_cr | g->intercept_cr;
252 c->intercept_dr = h->intercept_dr | g->intercept_dr;
253 c->intercept_exceptions = h->intercept_exceptions | g->intercept_exceptions;
254 c->intercept = h->intercept | g->intercept;
257 static inline struct vmcb *get_host_vmcb(struct vcpu_svm *svm)
259 if (is_guest_mode(&svm->vcpu))
260 return svm->nested.hsave;
265 static inline void set_cr_intercept(struct vcpu_svm *svm, int bit)
267 struct vmcb *vmcb = get_host_vmcb(svm);
269 vmcb->control.intercept_cr |= (1U << bit);
271 recalc_intercepts(svm);
274 static inline void clr_cr_intercept(struct vcpu_svm *svm, int bit)
276 struct vmcb *vmcb = get_host_vmcb(svm);
278 vmcb->control.intercept_cr &= ~(1U << bit);
280 recalc_intercepts(svm);
283 static inline bool is_cr_intercept(struct vcpu_svm *svm, int bit)
285 struct vmcb *vmcb = get_host_vmcb(svm);
287 return vmcb->control.intercept_cr & (1U << bit);
290 static inline void set_dr_intercept(struct vcpu_svm *svm, int bit)
292 struct vmcb *vmcb = get_host_vmcb(svm);
294 vmcb->control.intercept_dr |= (1U << bit);
296 recalc_intercepts(svm);
299 static inline void clr_dr_intercept(struct vcpu_svm *svm, int bit)
301 struct vmcb *vmcb = get_host_vmcb(svm);
303 vmcb->control.intercept_dr &= ~(1U << bit);
305 recalc_intercepts(svm);
308 static inline void set_exception_intercept(struct vcpu_svm *svm, int bit)
310 struct vmcb *vmcb = get_host_vmcb(svm);
312 vmcb->control.intercept_exceptions |= (1U << bit);
314 recalc_intercepts(svm);
317 static inline void clr_exception_intercept(struct vcpu_svm *svm, int bit)
319 struct vmcb *vmcb = get_host_vmcb(svm);
321 vmcb->control.intercept_exceptions &= ~(1U << bit);
323 recalc_intercepts(svm);
326 static inline void set_intercept(struct vcpu_svm *svm, int bit)
328 struct vmcb *vmcb = get_host_vmcb(svm);
330 vmcb->control.intercept |= (1ULL << bit);
332 recalc_intercepts(svm);
335 static inline void clr_intercept(struct vcpu_svm *svm, int bit)
337 struct vmcb *vmcb = get_host_vmcb(svm);
339 vmcb->control.intercept &= ~(1ULL << bit);
341 recalc_intercepts(svm);
344 static inline void enable_gif(struct vcpu_svm *svm)
346 svm->vcpu.arch.hflags |= HF_GIF_MASK;
349 static inline void disable_gif(struct vcpu_svm *svm)
351 svm->vcpu.arch.hflags &= ~HF_GIF_MASK;
354 static inline bool gif_set(struct vcpu_svm *svm)
356 return !!(svm->vcpu.arch.hflags & HF_GIF_MASK);
359 static unsigned long iopm_base;
361 struct kvm_ldttss_desc {
364 unsigned base1:8, type:5, dpl:2, p:1;
365 unsigned limit1:4, zero0:3, g:1, base2:8;
368 } __attribute__((packed));
370 struct svm_cpu_data {
376 struct kvm_ldttss_desc *tss_desc;
378 struct page *save_area;
381 static DEFINE_PER_CPU(struct svm_cpu_data *, svm_data);
383 struct svm_init_data {
388 static u32 msrpm_ranges[] = {0, 0xc0000000, 0xc0010000};
390 #define NUM_MSR_MAPS ARRAY_SIZE(msrpm_ranges)
391 #define MSRS_RANGE_SIZE 2048
392 #define MSRS_IN_RANGE (MSRS_RANGE_SIZE * 8 / 2)
394 static u32 svm_msrpm_offset(u32 msr)
399 for (i = 0; i < NUM_MSR_MAPS; i++) {
400 if (msr < msrpm_ranges[i] ||
401 msr >= msrpm_ranges[i] + MSRS_IN_RANGE)
404 offset = (msr - msrpm_ranges[i]) / 4; /* 4 msrs per u8 */
405 offset += (i * MSRS_RANGE_SIZE); /* add range offset */
407 /* Now we have the u8 offset - but need the u32 offset */
411 /* MSR not in any range */
415 #define MAX_INST_SIZE 15
417 static inline void clgi(void)
419 asm volatile (__ex(SVM_CLGI));
422 static inline void stgi(void)
424 asm volatile (__ex(SVM_STGI));
427 static inline void invlpga(unsigned long addr, u32 asid)
429 asm volatile (__ex(SVM_INVLPGA) : : "a"(addr), "c"(asid));
432 static int get_npt_level(void)
435 return PT64_ROOT_LEVEL;
437 return PT32E_ROOT_LEVEL;
441 static void svm_set_efer(struct kvm_vcpu *vcpu, u64 efer)
443 vcpu->arch.efer = efer;
444 if (!npt_enabled && !(efer & EFER_LMA))
447 to_svm(vcpu)->vmcb->save.efer = efer | EFER_SVME;
448 mark_dirty(to_svm(vcpu)->vmcb, VMCB_CR);
451 static int is_external_interrupt(u32 info)
453 info &= SVM_EVTINJ_TYPE_MASK | SVM_EVTINJ_VALID;
454 return info == (SVM_EVTINJ_VALID | SVM_EVTINJ_TYPE_INTR);
457 static u32 svm_get_interrupt_shadow(struct kvm_vcpu *vcpu, int mask)
459 struct vcpu_svm *svm = to_svm(vcpu);
462 if (svm->vmcb->control.int_state & SVM_INTERRUPT_SHADOW_MASK)
463 ret |= KVM_X86_SHADOW_INT_STI | KVM_X86_SHADOW_INT_MOV_SS;
467 static void svm_set_interrupt_shadow(struct kvm_vcpu *vcpu, int mask)
469 struct vcpu_svm *svm = to_svm(vcpu);
472 svm->vmcb->control.int_state &= ~SVM_INTERRUPT_SHADOW_MASK;
474 svm->vmcb->control.int_state |= SVM_INTERRUPT_SHADOW_MASK;
478 static void skip_emulated_instruction(struct kvm_vcpu *vcpu)
480 struct vcpu_svm *svm = to_svm(vcpu);
482 if (svm->vmcb->control.next_rip != 0)
483 svm->next_rip = svm->vmcb->control.next_rip;
485 if (!svm->next_rip) {
486 if (emulate_instruction(vcpu, EMULTYPE_SKIP) !=
488 printk(KERN_DEBUG "%s: NOP\n", __func__);
491 if (svm->next_rip - kvm_rip_read(vcpu) > MAX_INST_SIZE)
492 printk(KERN_ERR "%s: ip 0x%lx next 0x%llx\n",
493 __func__, kvm_rip_read(vcpu), svm->next_rip);
495 kvm_rip_write(vcpu, svm->next_rip);
496 svm_set_interrupt_shadow(vcpu, 0);
499 static void svm_queue_exception(struct kvm_vcpu *vcpu, unsigned nr,
500 bool has_error_code, u32 error_code,
503 struct vcpu_svm *svm = to_svm(vcpu);
506 * If we are within a nested VM we'd better #VMEXIT and let the guest
507 * handle the exception
510 nested_svm_check_exception(svm, nr, has_error_code, error_code))
513 if (nr == BP_VECTOR && !static_cpu_has(X86_FEATURE_NRIPS)) {
514 unsigned long rip, old_rip = kvm_rip_read(&svm->vcpu);
517 * For guest debugging where we have to reinject #BP if some
518 * INT3 is guest-owned:
519 * Emulate nRIP by moving RIP forward. Will fail if injection
520 * raises a fault that is not intercepted. Still better than
521 * failing in all cases.
523 skip_emulated_instruction(&svm->vcpu);
524 rip = kvm_rip_read(&svm->vcpu);
525 svm->int3_rip = rip + svm->vmcb->save.cs.base;
526 svm->int3_injected = rip - old_rip;
529 svm->vmcb->control.event_inj = nr
531 | (has_error_code ? SVM_EVTINJ_VALID_ERR : 0)
532 | SVM_EVTINJ_TYPE_EXEPT;
533 svm->vmcb->control.event_inj_err = error_code;
536 static void svm_init_erratum_383(void)
542 if (!cpu_has_amd_erratum(amd_erratum_383))
545 /* Use _safe variants to not break nested virtualization */
546 val = native_read_msr_safe(MSR_AMD64_DC_CFG, &err);
552 low = lower_32_bits(val);
553 high = upper_32_bits(val);
555 native_write_msr_safe(MSR_AMD64_DC_CFG, low, high);
557 erratum_383_found = true;
560 static int has_svm(void)
564 if (!cpu_has_svm(&msg)) {
565 printk(KERN_INFO "has_svm: %s\n", msg);
572 static void svm_hardware_disable(void *garbage)
574 /* Make sure we clean up behind us */
575 if (static_cpu_has(X86_FEATURE_TSCRATEMSR))
576 wrmsrl(MSR_AMD64_TSC_RATIO, TSC_RATIO_DEFAULT);
580 amd_pmu_disable_virt();
583 static int svm_hardware_enable(void *garbage)
586 struct svm_cpu_data *sd;
588 struct desc_ptr gdt_descr;
589 struct desc_struct *gdt;
590 int me = raw_smp_processor_id();
592 rdmsrl(MSR_EFER, efer);
593 if (efer & EFER_SVME)
597 printk(KERN_ERR "svm_hardware_enable: err EOPNOTSUPP on %d\n",
601 sd = per_cpu(svm_data, me);
604 printk(KERN_ERR "svm_hardware_enable: svm_data is NULL on %d\n",
609 sd->asid_generation = 1;
610 sd->max_asid = cpuid_ebx(SVM_CPUID_FUNC) - 1;
611 sd->next_asid = sd->max_asid + 1;
613 native_store_gdt(&gdt_descr);
614 gdt = (struct desc_struct *)gdt_descr.address;
615 sd->tss_desc = (struct kvm_ldttss_desc *)(gdt + GDT_ENTRY_TSS);
617 wrmsrl(MSR_EFER, efer | EFER_SVME);
619 wrmsrl(MSR_VM_HSAVE_PA, page_to_pfn(sd->save_area) << PAGE_SHIFT);
621 if (static_cpu_has(X86_FEATURE_TSCRATEMSR)) {
622 wrmsrl(MSR_AMD64_TSC_RATIO, TSC_RATIO_DEFAULT);
623 __get_cpu_var(current_tsc_ratio) = TSC_RATIO_DEFAULT;
626 svm_init_erratum_383();
628 amd_pmu_enable_virt();
633 static void svm_cpu_uninit(int cpu)
635 struct svm_cpu_data *sd = per_cpu(svm_data, raw_smp_processor_id());
640 per_cpu(svm_data, raw_smp_processor_id()) = NULL;
641 __free_page(sd->save_area);
645 static int svm_cpu_init(int cpu)
647 struct svm_cpu_data *sd;
650 sd = kzalloc(sizeof(struct svm_cpu_data), GFP_KERNEL);
654 sd->save_area = alloc_page(GFP_KERNEL);
659 per_cpu(svm_data, cpu) = sd;
669 static bool valid_msr_intercept(u32 index)
673 for (i = 0; direct_access_msrs[i].index != MSR_INVALID; i++)
674 if (direct_access_msrs[i].index == index)
680 static void set_msr_interception(u32 *msrpm, unsigned msr,
683 u8 bit_read, bit_write;
688 * If this warning triggers extend the direct_access_msrs list at the
689 * beginning of the file
691 WARN_ON(!valid_msr_intercept(msr));
693 offset = svm_msrpm_offset(msr);
694 bit_read = 2 * (msr & 0x0f);
695 bit_write = 2 * (msr & 0x0f) + 1;
698 BUG_ON(offset == MSR_INVALID);
700 read ? clear_bit(bit_read, &tmp) : set_bit(bit_read, &tmp);
701 write ? clear_bit(bit_write, &tmp) : set_bit(bit_write, &tmp);
706 static void svm_vcpu_init_msrpm(u32 *msrpm)
710 memset(msrpm, 0xff, PAGE_SIZE * (1 << MSRPM_ALLOC_ORDER));
712 for (i = 0; direct_access_msrs[i].index != MSR_INVALID; i++) {
713 if (!direct_access_msrs[i].always)
716 set_msr_interception(msrpm, direct_access_msrs[i].index, 1, 1);
720 static void add_msr_offset(u32 offset)
724 for (i = 0; i < MSRPM_OFFSETS; ++i) {
726 /* Offset already in list? */
727 if (msrpm_offsets[i] == offset)
730 /* Slot used by another offset? */
731 if (msrpm_offsets[i] != MSR_INVALID)
734 /* Add offset to list */
735 msrpm_offsets[i] = offset;
741 * If this BUG triggers the msrpm_offsets table has an overflow. Just
742 * increase MSRPM_OFFSETS in this case.
747 static void init_msrpm_offsets(void)
751 memset(msrpm_offsets, 0xff, sizeof(msrpm_offsets));
753 for (i = 0; direct_access_msrs[i].index != MSR_INVALID; i++) {
756 offset = svm_msrpm_offset(direct_access_msrs[i].index);
757 BUG_ON(offset == MSR_INVALID);
759 add_msr_offset(offset);
763 static void svm_enable_lbrv(struct vcpu_svm *svm)
765 u32 *msrpm = svm->msrpm;
767 svm->vmcb->control.lbr_ctl = 1;
768 set_msr_interception(msrpm, MSR_IA32_LASTBRANCHFROMIP, 1, 1);
769 set_msr_interception(msrpm, MSR_IA32_LASTBRANCHTOIP, 1, 1);
770 set_msr_interception(msrpm, MSR_IA32_LASTINTFROMIP, 1, 1);
771 set_msr_interception(msrpm, MSR_IA32_LASTINTTOIP, 1, 1);
774 static void svm_disable_lbrv(struct vcpu_svm *svm)
776 u32 *msrpm = svm->msrpm;
778 svm->vmcb->control.lbr_ctl = 0;
779 set_msr_interception(msrpm, MSR_IA32_LASTBRANCHFROMIP, 0, 0);
780 set_msr_interception(msrpm, MSR_IA32_LASTBRANCHTOIP, 0, 0);
781 set_msr_interception(msrpm, MSR_IA32_LASTINTFROMIP, 0, 0);
782 set_msr_interception(msrpm, MSR_IA32_LASTINTTOIP, 0, 0);
785 static __init int svm_hardware_setup(void)
788 struct page *iopm_pages;
792 iopm_pages = alloc_pages(GFP_KERNEL, IOPM_ALLOC_ORDER);
797 iopm_va = page_address(iopm_pages);
798 memset(iopm_va, 0xff, PAGE_SIZE * (1 << IOPM_ALLOC_ORDER));
799 iopm_base = page_to_pfn(iopm_pages) << PAGE_SHIFT;
801 init_msrpm_offsets();
803 if (boot_cpu_has(X86_FEATURE_NX))
804 kvm_enable_efer_bits(EFER_NX);
806 if (boot_cpu_has(X86_FEATURE_FXSR_OPT))
807 kvm_enable_efer_bits(EFER_FFXSR);
809 if (boot_cpu_has(X86_FEATURE_TSCRATEMSR)) {
812 kvm_has_tsc_control = true;
815 * Make sure the user can only configure tsc_khz values that
816 * fit into a signed integer.
817 * A min value is not calculated needed because it will always
818 * be 1 on all machines and a value of 0 is used to disable
819 * tsc-scaling for the vcpu.
821 max = min(0x7fffffffULL, __scale_tsc(tsc_khz, TSC_RATIO_MAX));
823 kvm_max_guest_tsc_khz = max;
827 printk(KERN_INFO "kvm: Nested Virtualization enabled\n");
828 kvm_enable_efer_bits(EFER_SVME | EFER_LMSLE);
831 for_each_possible_cpu(cpu) {
832 r = svm_cpu_init(cpu);
837 if (!boot_cpu_has(X86_FEATURE_NPT))
840 if (npt_enabled && !npt) {
841 printk(KERN_INFO "kvm: Nested Paging disabled\n");
846 printk(KERN_INFO "kvm: Nested Paging enabled\n");
854 __free_pages(iopm_pages, IOPM_ALLOC_ORDER);
859 static __exit void svm_hardware_unsetup(void)
863 for_each_possible_cpu(cpu)
866 __free_pages(pfn_to_page(iopm_base >> PAGE_SHIFT), IOPM_ALLOC_ORDER);
870 static void init_seg(struct vmcb_seg *seg)
873 seg->attrib = SVM_SELECTOR_P_MASK | SVM_SELECTOR_S_MASK |
874 SVM_SELECTOR_WRITE_MASK; /* Read/Write Data Segment */
879 static void init_sys_seg(struct vmcb_seg *seg, uint32_t type)
882 seg->attrib = SVM_SELECTOR_P_MASK | type;
887 static u64 __scale_tsc(u64 ratio, u64 tsc)
889 u64 mult, frac, _tsc;
892 frac = ratio & ((1ULL << 32) - 1);
896 _tsc += (tsc >> 32) * frac;
897 _tsc += ((tsc & ((1ULL << 32) - 1)) * frac) >> 32;
902 static u64 svm_scale_tsc(struct kvm_vcpu *vcpu, u64 tsc)
904 struct vcpu_svm *svm = to_svm(vcpu);
907 if (svm->tsc_ratio != TSC_RATIO_DEFAULT)
908 _tsc = __scale_tsc(svm->tsc_ratio, tsc);
913 static void svm_set_tsc_khz(struct kvm_vcpu *vcpu, u32 user_tsc_khz)
915 struct vcpu_svm *svm = to_svm(vcpu);
919 /* TSC scaling supported? */
920 if (!boot_cpu_has(X86_FEATURE_TSCRATEMSR))
923 /* TSC-Scaling disabled or guest TSC same frequency as host TSC? */
924 if (user_tsc_khz == 0) {
925 vcpu->arch.virtual_tsc_khz = 0;
926 svm->tsc_ratio = TSC_RATIO_DEFAULT;
932 /* TSC scaling required - calculate ratio */
934 do_div(ratio, tsc_khz);
936 if (ratio == 0 || ratio & TSC_RATIO_RSVD) {
937 WARN_ONCE(1, "Invalid TSC ratio - virtual-tsc-khz=%u\n",
941 vcpu->arch.virtual_tsc_khz = user_tsc_khz;
942 svm->tsc_ratio = ratio;
945 static void svm_write_tsc_offset(struct kvm_vcpu *vcpu, u64 offset)
947 struct vcpu_svm *svm = to_svm(vcpu);
948 u64 g_tsc_offset = 0;
950 if (is_guest_mode(vcpu)) {
951 g_tsc_offset = svm->vmcb->control.tsc_offset -
952 svm->nested.hsave->control.tsc_offset;
953 svm->nested.hsave->control.tsc_offset = offset;
956 svm->vmcb->control.tsc_offset = offset + g_tsc_offset;
958 mark_dirty(svm->vmcb, VMCB_INTERCEPTS);
961 static void svm_adjust_tsc_offset(struct kvm_vcpu *vcpu, s64 adjustment)
963 struct vcpu_svm *svm = to_svm(vcpu);
965 svm->vmcb->control.tsc_offset += adjustment;
966 if (is_guest_mode(vcpu))
967 svm->nested.hsave->control.tsc_offset += adjustment;
968 mark_dirty(svm->vmcb, VMCB_INTERCEPTS);
971 static u64 svm_compute_tsc_offset(struct kvm_vcpu *vcpu, u64 target_tsc)
975 tsc = svm_scale_tsc(vcpu, native_read_tsc());
977 return target_tsc - tsc;
980 static void init_vmcb(struct vcpu_svm *svm)
982 struct vmcb_control_area *control = &svm->vmcb->control;
983 struct vmcb_save_area *save = &svm->vmcb->save;
985 svm->vcpu.fpu_active = 1;
986 svm->vcpu.arch.hflags = 0;
988 set_cr_intercept(svm, INTERCEPT_CR0_READ);
989 set_cr_intercept(svm, INTERCEPT_CR3_READ);
990 set_cr_intercept(svm, INTERCEPT_CR4_READ);
991 set_cr_intercept(svm, INTERCEPT_CR0_WRITE);
992 set_cr_intercept(svm, INTERCEPT_CR3_WRITE);
993 set_cr_intercept(svm, INTERCEPT_CR4_WRITE);
994 set_cr_intercept(svm, INTERCEPT_CR8_WRITE);
996 set_dr_intercept(svm, INTERCEPT_DR0_READ);
997 set_dr_intercept(svm, INTERCEPT_DR1_READ);
998 set_dr_intercept(svm, INTERCEPT_DR2_READ);
999 set_dr_intercept(svm, INTERCEPT_DR3_READ);
1000 set_dr_intercept(svm, INTERCEPT_DR4_READ);
1001 set_dr_intercept(svm, INTERCEPT_DR5_READ);
1002 set_dr_intercept(svm, INTERCEPT_DR6_READ);
1003 set_dr_intercept(svm, INTERCEPT_DR7_READ);
1005 set_dr_intercept(svm, INTERCEPT_DR0_WRITE);
1006 set_dr_intercept(svm, INTERCEPT_DR1_WRITE);
1007 set_dr_intercept(svm, INTERCEPT_DR2_WRITE);
1008 set_dr_intercept(svm, INTERCEPT_DR3_WRITE);
1009 set_dr_intercept(svm, INTERCEPT_DR4_WRITE);
1010 set_dr_intercept(svm, INTERCEPT_DR5_WRITE);
1011 set_dr_intercept(svm, INTERCEPT_DR6_WRITE);
1012 set_dr_intercept(svm, INTERCEPT_DR7_WRITE);
1014 set_exception_intercept(svm, PF_VECTOR);
1015 set_exception_intercept(svm, UD_VECTOR);
1016 set_exception_intercept(svm, MC_VECTOR);
1018 set_intercept(svm, INTERCEPT_INTR);
1019 set_intercept(svm, INTERCEPT_NMI);
1020 set_intercept(svm, INTERCEPT_SMI);
1021 set_intercept(svm, INTERCEPT_SELECTIVE_CR0);
1022 set_intercept(svm, INTERCEPT_CPUID);
1023 set_intercept(svm, INTERCEPT_INVD);
1024 set_intercept(svm, INTERCEPT_HLT);
1025 set_intercept(svm, INTERCEPT_INVLPG);
1026 set_intercept(svm, INTERCEPT_INVLPGA);
1027 set_intercept(svm, INTERCEPT_IOIO_PROT);
1028 set_intercept(svm, INTERCEPT_MSR_PROT);
1029 set_intercept(svm, INTERCEPT_TASK_SWITCH);
1030 set_intercept(svm, INTERCEPT_SHUTDOWN);
1031 set_intercept(svm, INTERCEPT_VMRUN);
1032 set_intercept(svm, INTERCEPT_VMMCALL);
1033 set_intercept(svm, INTERCEPT_VMLOAD);
1034 set_intercept(svm, INTERCEPT_VMSAVE);
1035 set_intercept(svm, INTERCEPT_STGI);
1036 set_intercept(svm, INTERCEPT_CLGI);
1037 set_intercept(svm, INTERCEPT_SKINIT);
1038 set_intercept(svm, INTERCEPT_WBINVD);
1039 set_intercept(svm, INTERCEPT_MONITOR);
1040 set_intercept(svm, INTERCEPT_MWAIT);
1041 set_intercept(svm, INTERCEPT_XSETBV);
1043 control->iopm_base_pa = iopm_base;
1044 control->msrpm_base_pa = __pa(svm->msrpm);
1045 control->int_ctl = V_INTR_MASKING_MASK;
1047 init_seg(&save->es);
1048 init_seg(&save->ss);
1049 init_seg(&save->ds);
1050 init_seg(&save->fs);
1051 init_seg(&save->gs);
1053 save->cs.selector = 0xf000;
1054 /* Executable/Readable Code Segment */
1055 save->cs.attrib = SVM_SELECTOR_READ_MASK | SVM_SELECTOR_P_MASK |
1056 SVM_SELECTOR_S_MASK | SVM_SELECTOR_CODE_MASK;
1057 save->cs.limit = 0xffff;
1059 * cs.base should really be 0xffff0000, but vmx can't handle that, so
1060 * be consistent with it.
1062 * Replace when we have real mode working for vmx.
1064 save->cs.base = 0xf0000;
1066 save->gdtr.limit = 0xffff;
1067 save->idtr.limit = 0xffff;
1069 init_sys_seg(&save->ldtr, SEG_TYPE_LDT);
1070 init_sys_seg(&save->tr, SEG_TYPE_BUSY_TSS16);
1072 svm_set_efer(&svm->vcpu, 0);
1073 save->dr6 = 0xffff0ff0;
1075 kvm_set_rflags(&svm->vcpu, 2);
1076 save->rip = 0x0000fff0;
1077 svm->vcpu.arch.regs[VCPU_REGS_RIP] = save->rip;
1080 * This is the guest-visible cr0 value.
1081 * svm_set_cr0() sets PG and WP and clears NW and CD on save->cr0.
1083 svm->vcpu.arch.cr0 = 0;
1084 (void)kvm_set_cr0(&svm->vcpu, X86_CR0_NW | X86_CR0_CD | X86_CR0_ET);
1086 save->cr4 = X86_CR4_PAE;
1090 /* Setup VMCB for Nested Paging */
1091 control->nested_ctl = 1;
1092 clr_intercept(svm, INTERCEPT_INVLPG);
1093 clr_exception_intercept(svm, PF_VECTOR);
1094 clr_cr_intercept(svm, INTERCEPT_CR3_READ);
1095 clr_cr_intercept(svm, INTERCEPT_CR3_WRITE);
1096 save->g_pat = 0x0007040600070406ULL;
1100 svm->asid_generation = 0;
1102 svm->nested.vmcb = 0;
1103 svm->vcpu.arch.hflags = 0;
1105 if (boot_cpu_has(X86_FEATURE_PAUSEFILTER)) {
1106 control->pause_filter_count = 3000;
1107 set_intercept(svm, INTERCEPT_PAUSE);
1110 mark_all_dirty(svm->vmcb);
1115 static int svm_vcpu_reset(struct kvm_vcpu *vcpu)
1117 struct vcpu_svm *svm = to_svm(vcpu);
1121 if (!kvm_vcpu_is_bsp(vcpu)) {
1122 kvm_rip_write(vcpu, 0);
1123 svm->vmcb->save.cs.base = svm->vcpu.arch.sipi_vector << 12;
1124 svm->vmcb->save.cs.selector = svm->vcpu.arch.sipi_vector << 8;
1126 vcpu->arch.regs_avail = ~0;
1127 vcpu->arch.regs_dirty = ~0;
1132 static struct kvm_vcpu *svm_create_vcpu(struct kvm *kvm, unsigned int id)
1134 struct vcpu_svm *svm;
1136 struct page *msrpm_pages;
1137 struct page *hsave_page;
1138 struct page *nested_msrpm_pages;
1141 svm = kmem_cache_zalloc(kvm_vcpu_cache, GFP_KERNEL);
1147 svm->tsc_ratio = TSC_RATIO_DEFAULT;
1149 err = kvm_vcpu_init(&svm->vcpu, kvm, id);
1154 page = alloc_page(GFP_KERNEL);
1158 msrpm_pages = alloc_pages(GFP_KERNEL, MSRPM_ALLOC_ORDER);
1162 nested_msrpm_pages = alloc_pages(GFP_KERNEL, MSRPM_ALLOC_ORDER);
1163 if (!nested_msrpm_pages)
1166 hsave_page = alloc_page(GFP_KERNEL);
1170 svm->nested.hsave = page_address(hsave_page);
1172 svm->msrpm = page_address(msrpm_pages);
1173 svm_vcpu_init_msrpm(svm->msrpm);
1175 svm->nested.msrpm = page_address(nested_msrpm_pages);
1176 svm_vcpu_init_msrpm(svm->nested.msrpm);
1178 svm->vmcb = page_address(page);
1179 clear_page(svm->vmcb);
1180 svm->vmcb_pa = page_to_pfn(page) << PAGE_SHIFT;
1181 svm->asid_generation = 0;
1183 kvm_write_tsc(&svm->vcpu, 0);
1185 err = fx_init(&svm->vcpu);
1189 svm->vcpu.arch.apic_base = 0xfee00000 | MSR_IA32_APICBASE_ENABLE;
1190 if (kvm_vcpu_is_bsp(&svm->vcpu))
1191 svm->vcpu.arch.apic_base |= MSR_IA32_APICBASE_BSP;
1196 __free_page(hsave_page);
1198 __free_pages(nested_msrpm_pages, MSRPM_ALLOC_ORDER);
1200 __free_pages(msrpm_pages, MSRPM_ALLOC_ORDER);
1204 kvm_vcpu_uninit(&svm->vcpu);
1206 kmem_cache_free(kvm_vcpu_cache, svm);
1208 return ERR_PTR(err);
1211 static void svm_free_vcpu(struct kvm_vcpu *vcpu)
1213 struct vcpu_svm *svm = to_svm(vcpu);
1215 __free_page(pfn_to_page(svm->vmcb_pa >> PAGE_SHIFT));
1216 __free_pages(virt_to_page(svm->msrpm), MSRPM_ALLOC_ORDER);
1217 __free_page(virt_to_page(svm->nested.hsave));
1218 __free_pages(virt_to_page(svm->nested.msrpm), MSRPM_ALLOC_ORDER);
1219 kvm_vcpu_uninit(vcpu);
1220 kmem_cache_free(kvm_vcpu_cache, svm);
1223 static void svm_vcpu_load(struct kvm_vcpu *vcpu, int cpu)
1225 struct vcpu_svm *svm = to_svm(vcpu);
1228 if (unlikely(cpu != vcpu->cpu)) {
1229 svm->asid_generation = 0;
1230 mark_all_dirty(svm->vmcb);
1233 #ifdef CONFIG_X86_64
1234 rdmsrl(MSR_GS_BASE, to_svm(vcpu)->host.gs_base);
1236 savesegment(fs, svm->host.fs);
1237 savesegment(gs, svm->host.gs);
1238 svm->host.ldt = kvm_read_ldt();
1240 for (i = 0; i < NR_HOST_SAVE_USER_MSRS; i++)
1241 rdmsrl(host_save_user_msrs[i], svm->host_user_msrs[i]);
1243 if (static_cpu_has(X86_FEATURE_TSCRATEMSR) &&
1244 svm->tsc_ratio != __get_cpu_var(current_tsc_ratio)) {
1245 __get_cpu_var(current_tsc_ratio) = svm->tsc_ratio;
1246 wrmsrl(MSR_AMD64_TSC_RATIO, svm->tsc_ratio);
1250 static void svm_vcpu_put(struct kvm_vcpu *vcpu)
1252 struct vcpu_svm *svm = to_svm(vcpu);
1255 ++vcpu->stat.host_state_reload;
1256 kvm_load_ldt(svm->host.ldt);
1257 #ifdef CONFIG_X86_64
1258 loadsegment(fs, svm->host.fs);
1259 wrmsrl(MSR_KERNEL_GS_BASE, current->thread.gs);
1260 load_gs_index(svm->host.gs);
1262 #ifdef CONFIG_X86_32_LAZY_GS
1263 loadsegment(gs, svm->host.gs);
1266 for (i = 0; i < NR_HOST_SAVE_USER_MSRS; i++)
1267 wrmsrl(host_save_user_msrs[i], svm->host_user_msrs[i]);
1270 static unsigned long svm_get_rflags(struct kvm_vcpu *vcpu)
1272 return to_svm(vcpu)->vmcb->save.rflags;
1275 static void svm_set_rflags(struct kvm_vcpu *vcpu, unsigned long rflags)
1277 to_svm(vcpu)->vmcb->save.rflags = rflags;
1280 static void svm_cache_reg(struct kvm_vcpu *vcpu, enum kvm_reg reg)
1283 case VCPU_EXREG_PDPTR:
1284 BUG_ON(!npt_enabled);
1285 load_pdptrs(vcpu, vcpu->arch.walk_mmu, kvm_read_cr3(vcpu));
1292 static void svm_set_vintr(struct vcpu_svm *svm)
1294 set_intercept(svm, INTERCEPT_VINTR);
1297 static void svm_clear_vintr(struct vcpu_svm *svm)
1299 clr_intercept(svm, INTERCEPT_VINTR);
1302 static struct vmcb_seg *svm_seg(struct kvm_vcpu *vcpu, int seg)
1304 struct vmcb_save_area *save = &to_svm(vcpu)->vmcb->save;
1307 case VCPU_SREG_CS: return &save->cs;
1308 case VCPU_SREG_DS: return &save->ds;
1309 case VCPU_SREG_ES: return &save->es;
1310 case VCPU_SREG_FS: return &save->fs;
1311 case VCPU_SREG_GS: return &save->gs;
1312 case VCPU_SREG_SS: return &save->ss;
1313 case VCPU_SREG_TR: return &save->tr;
1314 case VCPU_SREG_LDTR: return &save->ldtr;
1320 static u64 svm_get_segment_base(struct kvm_vcpu *vcpu, int seg)
1322 struct vmcb_seg *s = svm_seg(vcpu, seg);
1327 static void svm_get_segment(struct kvm_vcpu *vcpu,
1328 struct kvm_segment *var, int seg)
1330 struct vmcb_seg *s = svm_seg(vcpu, seg);
1332 var->base = s->base;
1333 var->limit = s->limit;
1334 var->selector = s->selector;
1335 var->type = s->attrib & SVM_SELECTOR_TYPE_MASK;
1336 var->s = (s->attrib >> SVM_SELECTOR_S_SHIFT) & 1;
1337 var->dpl = (s->attrib >> SVM_SELECTOR_DPL_SHIFT) & 3;
1338 var->present = (s->attrib >> SVM_SELECTOR_P_SHIFT) & 1;
1339 var->avl = (s->attrib >> SVM_SELECTOR_AVL_SHIFT) & 1;
1340 var->l = (s->attrib >> SVM_SELECTOR_L_SHIFT) & 1;
1341 var->db = (s->attrib >> SVM_SELECTOR_DB_SHIFT) & 1;
1342 var->g = (s->attrib >> SVM_SELECTOR_G_SHIFT) & 1;
1345 * AMD's VMCB does not have an explicit unusable field, so emulate it
1346 * for cross vendor migration purposes by "not present"
1348 var->unusable = !var->present || (var->type == 0);
1353 * SVM always stores 0 for the 'G' bit in the CS selector in
1354 * the VMCB on a VMEXIT. This hurts cross-vendor migration:
1355 * Intel's VMENTRY has a check on the 'G' bit.
1357 var->g = s->limit > 0xfffff;
1361 * Work around a bug where the busy flag in the tr selector
1371 * The accessed bit must always be set in the segment
1372 * descriptor cache, although it can be cleared in the
1373 * descriptor, the cached bit always remains at 1. Since
1374 * Intel has a check on this, set it here to support
1375 * cross-vendor migration.
1382 * On AMD CPUs sometimes the DB bit in the segment
1383 * descriptor is left as 1, although the whole segment has
1384 * been made unusable. Clear it here to pass an Intel VMX
1385 * entry check when cross vendor migrating.
1393 static int svm_get_cpl(struct kvm_vcpu *vcpu)
1395 struct vmcb_save_area *save = &to_svm(vcpu)->vmcb->save;
1400 static void svm_get_idt(struct kvm_vcpu *vcpu, struct desc_ptr *dt)
1402 struct vcpu_svm *svm = to_svm(vcpu);
1404 dt->size = svm->vmcb->save.idtr.limit;
1405 dt->address = svm->vmcb->save.idtr.base;
1408 static void svm_set_idt(struct kvm_vcpu *vcpu, struct desc_ptr *dt)
1410 struct vcpu_svm *svm = to_svm(vcpu);
1412 svm->vmcb->save.idtr.limit = dt->size;
1413 svm->vmcb->save.idtr.base = dt->address ;
1414 mark_dirty(svm->vmcb, VMCB_DT);
1417 static void svm_get_gdt(struct kvm_vcpu *vcpu, struct desc_ptr *dt)
1419 struct vcpu_svm *svm = to_svm(vcpu);
1421 dt->size = svm->vmcb->save.gdtr.limit;
1422 dt->address = svm->vmcb->save.gdtr.base;
1425 static void svm_set_gdt(struct kvm_vcpu *vcpu, struct desc_ptr *dt)
1427 struct vcpu_svm *svm = to_svm(vcpu);
1429 svm->vmcb->save.gdtr.limit = dt->size;
1430 svm->vmcb->save.gdtr.base = dt->address ;
1431 mark_dirty(svm->vmcb, VMCB_DT);
1434 static void svm_decache_cr0_guest_bits(struct kvm_vcpu *vcpu)
1438 static void svm_decache_cr3(struct kvm_vcpu *vcpu)
1442 static void svm_decache_cr4_guest_bits(struct kvm_vcpu *vcpu)
1446 static void update_cr0_intercept(struct vcpu_svm *svm)
1448 ulong gcr0 = svm->vcpu.arch.cr0;
1449 u64 *hcr0 = &svm->vmcb->save.cr0;
1451 if (!svm->vcpu.fpu_active)
1452 *hcr0 |= SVM_CR0_SELECTIVE_MASK;
1454 *hcr0 = (*hcr0 & ~SVM_CR0_SELECTIVE_MASK)
1455 | (gcr0 & SVM_CR0_SELECTIVE_MASK);
1457 mark_dirty(svm->vmcb, VMCB_CR);
1459 if (gcr0 == *hcr0 && svm->vcpu.fpu_active) {
1460 clr_cr_intercept(svm, INTERCEPT_CR0_READ);
1461 clr_cr_intercept(svm, INTERCEPT_CR0_WRITE);
1463 set_cr_intercept(svm, INTERCEPT_CR0_READ);
1464 set_cr_intercept(svm, INTERCEPT_CR0_WRITE);
1468 static void svm_set_cr0(struct kvm_vcpu *vcpu, unsigned long cr0)
1470 struct vcpu_svm *svm = to_svm(vcpu);
1472 #ifdef CONFIG_X86_64
1473 if (vcpu->arch.efer & EFER_LME) {
1474 if (!is_paging(vcpu) && (cr0 & X86_CR0_PG)) {
1475 vcpu->arch.efer |= EFER_LMA;
1476 svm->vmcb->save.efer |= EFER_LMA | EFER_LME;
1479 if (is_paging(vcpu) && !(cr0 & X86_CR0_PG)) {
1480 vcpu->arch.efer &= ~EFER_LMA;
1481 svm->vmcb->save.efer &= ~(EFER_LMA | EFER_LME);
1485 vcpu->arch.cr0 = cr0;
1488 cr0 |= X86_CR0_PG | X86_CR0_WP;
1490 if (!vcpu->fpu_active)
1493 * re-enable caching here because the QEMU bios
1494 * does not do it - this results in some delay at
1497 cr0 &= ~(X86_CR0_CD | X86_CR0_NW);
1498 svm->vmcb->save.cr0 = cr0;
1499 mark_dirty(svm->vmcb, VMCB_CR);
1500 update_cr0_intercept(svm);
1503 static int svm_set_cr4(struct kvm_vcpu *vcpu, unsigned long cr4)
1505 unsigned long host_cr4_mce = read_cr4() & X86_CR4_MCE;
1506 unsigned long old_cr4 = to_svm(vcpu)->vmcb->save.cr4;
1508 if (cr4 & X86_CR4_VMXE)
1511 if (npt_enabled && ((old_cr4 ^ cr4) & X86_CR4_PGE))
1512 svm_flush_tlb(vcpu);
1514 vcpu->arch.cr4 = cr4;
1517 cr4 |= host_cr4_mce;
1518 to_svm(vcpu)->vmcb->save.cr4 = cr4;
1519 mark_dirty(to_svm(vcpu)->vmcb, VMCB_CR);
1523 static void svm_set_segment(struct kvm_vcpu *vcpu,
1524 struct kvm_segment *var, int seg)
1526 struct vcpu_svm *svm = to_svm(vcpu);
1527 struct vmcb_seg *s = svm_seg(vcpu, seg);
1529 s->base = var->base;
1530 s->limit = var->limit;
1531 s->selector = var->selector;
1535 s->attrib = (var->type & SVM_SELECTOR_TYPE_MASK);
1536 s->attrib |= (var->s & 1) << SVM_SELECTOR_S_SHIFT;
1537 s->attrib |= (var->dpl & 3) << SVM_SELECTOR_DPL_SHIFT;
1538 s->attrib |= (var->present & 1) << SVM_SELECTOR_P_SHIFT;
1539 s->attrib |= (var->avl & 1) << SVM_SELECTOR_AVL_SHIFT;
1540 s->attrib |= (var->l & 1) << SVM_SELECTOR_L_SHIFT;
1541 s->attrib |= (var->db & 1) << SVM_SELECTOR_DB_SHIFT;
1542 s->attrib |= (var->g & 1) << SVM_SELECTOR_G_SHIFT;
1544 if (seg == VCPU_SREG_CS)
1546 = (svm->vmcb->save.cs.attrib
1547 >> SVM_SELECTOR_DPL_SHIFT) & 3;
1549 mark_dirty(svm->vmcb, VMCB_SEG);
1552 static void update_db_intercept(struct kvm_vcpu *vcpu)
1554 struct vcpu_svm *svm = to_svm(vcpu);
1556 clr_exception_intercept(svm, DB_VECTOR);
1557 clr_exception_intercept(svm, BP_VECTOR);
1559 if (svm->nmi_singlestep)
1560 set_exception_intercept(svm, DB_VECTOR);
1562 if (vcpu->guest_debug & KVM_GUESTDBG_ENABLE) {
1563 if (vcpu->guest_debug &
1564 (KVM_GUESTDBG_SINGLESTEP | KVM_GUESTDBG_USE_HW_BP))
1565 set_exception_intercept(svm, DB_VECTOR);
1566 if (vcpu->guest_debug & KVM_GUESTDBG_USE_SW_BP)
1567 set_exception_intercept(svm, BP_VECTOR);
1569 vcpu->guest_debug = 0;
1572 static void svm_guest_debug(struct kvm_vcpu *vcpu, struct kvm_guest_debug *dbg)
1574 struct vcpu_svm *svm = to_svm(vcpu);
1576 if (vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP)
1577 svm->vmcb->save.dr7 = dbg->arch.debugreg[7];
1579 svm->vmcb->save.dr7 = vcpu->arch.dr7;
1581 mark_dirty(svm->vmcb, VMCB_DR);
1583 update_db_intercept(vcpu);
1586 static void new_asid(struct vcpu_svm *svm, struct svm_cpu_data *sd)
1588 if (sd->next_asid > sd->max_asid) {
1589 ++sd->asid_generation;
1591 svm->vmcb->control.tlb_ctl = TLB_CONTROL_FLUSH_ALL_ASID;
1594 svm->asid_generation = sd->asid_generation;
1595 svm->vmcb->control.asid = sd->next_asid++;
1597 mark_dirty(svm->vmcb, VMCB_ASID);
1600 static void svm_set_dr7(struct kvm_vcpu *vcpu, unsigned long value)
1602 struct vcpu_svm *svm = to_svm(vcpu);
1604 svm->vmcb->save.dr7 = value;
1605 mark_dirty(svm->vmcb, VMCB_DR);
1608 static int pf_interception(struct vcpu_svm *svm)
1610 u64 fault_address = svm->vmcb->control.exit_info_2;
1614 switch (svm->apf_reason) {
1616 error_code = svm->vmcb->control.exit_info_1;
1618 trace_kvm_page_fault(fault_address, error_code);
1619 if (!npt_enabled && kvm_event_needs_reinjection(&svm->vcpu))
1620 kvm_mmu_unprotect_page_virt(&svm->vcpu, fault_address);
1621 r = kvm_mmu_page_fault(&svm->vcpu, fault_address, error_code,
1622 svm->vmcb->control.insn_bytes,
1623 svm->vmcb->control.insn_len);
1625 case KVM_PV_REASON_PAGE_NOT_PRESENT:
1626 svm->apf_reason = 0;
1627 local_irq_disable();
1628 kvm_async_pf_task_wait(fault_address);
1631 case KVM_PV_REASON_PAGE_READY:
1632 svm->apf_reason = 0;
1633 local_irq_disable();
1634 kvm_async_pf_task_wake(fault_address);
1641 static int db_interception(struct vcpu_svm *svm)
1643 struct kvm_run *kvm_run = svm->vcpu.run;
1645 if (!(svm->vcpu.guest_debug &
1646 (KVM_GUESTDBG_SINGLESTEP | KVM_GUESTDBG_USE_HW_BP)) &&
1647 !svm->nmi_singlestep) {
1648 kvm_queue_exception(&svm->vcpu, DB_VECTOR);
1652 if (svm->nmi_singlestep) {
1653 svm->nmi_singlestep = false;
1654 if (!(svm->vcpu.guest_debug & KVM_GUESTDBG_SINGLESTEP))
1655 svm->vmcb->save.rflags &=
1656 ~(X86_EFLAGS_TF | X86_EFLAGS_RF);
1657 update_db_intercept(&svm->vcpu);
1660 if (svm->vcpu.guest_debug &
1661 (KVM_GUESTDBG_SINGLESTEP | KVM_GUESTDBG_USE_HW_BP)) {
1662 kvm_run->exit_reason = KVM_EXIT_DEBUG;
1663 kvm_run->debug.arch.pc =
1664 svm->vmcb->save.cs.base + svm->vmcb->save.rip;
1665 kvm_run->debug.arch.exception = DB_VECTOR;
1672 static int bp_interception(struct vcpu_svm *svm)
1674 struct kvm_run *kvm_run = svm->vcpu.run;
1676 kvm_run->exit_reason = KVM_EXIT_DEBUG;
1677 kvm_run->debug.arch.pc = svm->vmcb->save.cs.base + svm->vmcb->save.rip;
1678 kvm_run->debug.arch.exception = BP_VECTOR;
1682 static int ud_interception(struct vcpu_svm *svm)
1686 er = emulate_instruction(&svm->vcpu, EMULTYPE_TRAP_UD);
1687 if (er != EMULATE_DONE)
1688 kvm_queue_exception(&svm->vcpu, UD_VECTOR);
1692 static void svm_fpu_activate(struct kvm_vcpu *vcpu)
1694 struct vcpu_svm *svm = to_svm(vcpu);
1696 clr_exception_intercept(svm, NM_VECTOR);
1698 svm->vcpu.fpu_active = 1;
1699 update_cr0_intercept(svm);
1702 static int nm_interception(struct vcpu_svm *svm)
1704 svm_fpu_activate(&svm->vcpu);
1708 static bool is_erratum_383(void)
1713 if (!erratum_383_found)
1716 value = native_read_msr_safe(MSR_IA32_MC0_STATUS, &err);
1720 /* Bit 62 may or may not be set for this mce */
1721 value &= ~(1ULL << 62);
1723 if (value != 0xb600000000010015ULL)
1726 /* Clear MCi_STATUS registers */
1727 for (i = 0; i < 6; ++i)
1728 native_write_msr_safe(MSR_IA32_MCx_STATUS(i), 0, 0);
1730 value = native_read_msr_safe(MSR_IA32_MCG_STATUS, &err);
1734 value &= ~(1ULL << 2);
1735 low = lower_32_bits(value);
1736 high = upper_32_bits(value);
1738 native_write_msr_safe(MSR_IA32_MCG_STATUS, low, high);
1741 /* Flush tlb to evict multi-match entries */
1747 static void svm_handle_mce(struct vcpu_svm *svm)
1749 if (is_erratum_383()) {
1751 * Erratum 383 triggered. Guest state is corrupt so kill the
1754 pr_err("KVM: Guest triggered AMD Erratum 383\n");
1756 kvm_make_request(KVM_REQ_TRIPLE_FAULT, &svm->vcpu);
1762 * On an #MC intercept the MCE handler is not called automatically in
1763 * the host. So do it by hand here.
1767 /* not sure if we ever come back to this point */
1772 static int mc_interception(struct vcpu_svm *svm)
1777 static int shutdown_interception(struct vcpu_svm *svm)
1779 struct kvm_run *kvm_run = svm->vcpu.run;
1782 * VMCB is undefined after a SHUTDOWN intercept
1783 * so reinitialize it.
1785 clear_page(svm->vmcb);
1788 kvm_run->exit_reason = KVM_EXIT_SHUTDOWN;
1792 static int io_interception(struct vcpu_svm *svm)
1794 struct kvm_vcpu *vcpu = &svm->vcpu;
1795 u32 io_info = svm->vmcb->control.exit_info_1; /* address size bug? */
1796 int size, in, string;
1799 ++svm->vcpu.stat.io_exits;
1800 string = (io_info & SVM_IOIO_STR_MASK) != 0;
1801 in = (io_info & SVM_IOIO_TYPE_MASK) != 0;
1803 return emulate_instruction(vcpu, 0) == EMULATE_DONE;
1805 port = io_info >> 16;
1806 size = (io_info & SVM_IOIO_SIZE_MASK) >> SVM_IOIO_SIZE_SHIFT;
1807 svm->next_rip = svm->vmcb->control.exit_info_2;
1808 skip_emulated_instruction(&svm->vcpu);
1810 return kvm_fast_pio_out(vcpu, size, port);
1813 static int nmi_interception(struct vcpu_svm *svm)
1818 static int intr_interception(struct vcpu_svm *svm)
1820 ++svm->vcpu.stat.irq_exits;
1824 static int nop_on_interception(struct vcpu_svm *svm)
1829 static int halt_interception(struct vcpu_svm *svm)
1831 svm->next_rip = kvm_rip_read(&svm->vcpu) + 1;
1832 skip_emulated_instruction(&svm->vcpu);
1833 return kvm_emulate_halt(&svm->vcpu);
1836 static int vmmcall_interception(struct vcpu_svm *svm)
1838 svm->next_rip = kvm_rip_read(&svm->vcpu) + 3;
1839 skip_emulated_instruction(&svm->vcpu);
1840 kvm_emulate_hypercall(&svm->vcpu);
1844 static unsigned long nested_svm_get_tdp_cr3(struct kvm_vcpu *vcpu)
1846 struct vcpu_svm *svm = to_svm(vcpu);
1848 return svm->nested.nested_cr3;
1851 static u64 nested_svm_get_tdp_pdptr(struct kvm_vcpu *vcpu, int index)
1853 struct vcpu_svm *svm = to_svm(vcpu);
1854 u64 cr3 = svm->nested.nested_cr3;
1858 ret = kvm_read_guest_page(vcpu->kvm, gpa_to_gfn(cr3), &pdpte,
1859 offset_in_page(cr3) + index * 8, 8);
1865 static void nested_svm_set_tdp_cr3(struct kvm_vcpu *vcpu,
1868 struct vcpu_svm *svm = to_svm(vcpu);
1870 svm->vmcb->control.nested_cr3 = root;
1871 mark_dirty(svm->vmcb, VMCB_NPT);
1872 svm_flush_tlb(vcpu);
1875 static void nested_svm_inject_npf_exit(struct kvm_vcpu *vcpu,
1876 struct x86_exception *fault)
1878 struct vcpu_svm *svm = to_svm(vcpu);
1880 svm->vmcb->control.exit_code = SVM_EXIT_NPF;
1881 svm->vmcb->control.exit_code_hi = 0;
1882 svm->vmcb->control.exit_info_1 = fault->error_code;
1883 svm->vmcb->control.exit_info_2 = fault->address;
1885 nested_svm_vmexit(svm);
1888 static int nested_svm_init_mmu_context(struct kvm_vcpu *vcpu)
1892 r = kvm_init_shadow_mmu(vcpu, &vcpu->arch.mmu);
1894 vcpu->arch.mmu.set_cr3 = nested_svm_set_tdp_cr3;
1895 vcpu->arch.mmu.get_cr3 = nested_svm_get_tdp_cr3;
1896 vcpu->arch.mmu.get_pdptr = nested_svm_get_tdp_pdptr;
1897 vcpu->arch.mmu.inject_page_fault = nested_svm_inject_npf_exit;
1898 vcpu->arch.mmu.shadow_root_level = get_npt_level();
1899 vcpu->arch.walk_mmu = &vcpu->arch.nested_mmu;
1904 static void nested_svm_uninit_mmu_context(struct kvm_vcpu *vcpu)
1906 vcpu->arch.walk_mmu = &vcpu->arch.mmu;
1909 static int nested_svm_check_permissions(struct vcpu_svm *svm)
1911 if (!(svm->vcpu.arch.efer & EFER_SVME)
1912 || !is_paging(&svm->vcpu)) {
1913 kvm_queue_exception(&svm->vcpu, UD_VECTOR);
1917 if (svm->vmcb->save.cpl) {
1918 kvm_inject_gp(&svm->vcpu, 0);
1925 static int nested_svm_check_exception(struct vcpu_svm *svm, unsigned nr,
1926 bool has_error_code, u32 error_code)
1930 if (!is_guest_mode(&svm->vcpu))
1933 svm->vmcb->control.exit_code = SVM_EXIT_EXCP_BASE + nr;
1934 svm->vmcb->control.exit_code_hi = 0;
1935 svm->vmcb->control.exit_info_1 = error_code;
1936 svm->vmcb->control.exit_info_2 = svm->vcpu.arch.cr2;
1938 vmexit = nested_svm_intercept(svm);
1939 if (vmexit == NESTED_EXIT_DONE)
1940 svm->nested.exit_required = true;
1945 /* This function returns true if it is save to enable the irq window */
1946 static inline bool nested_svm_intr(struct vcpu_svm *svm)
1948 if (!is_guest_mode(&svm->vcpu))
1951 if (!(svm->vcpu.arch.hflags & HF_VINTR_MASK))
1954 if (!(svm->vcpu.arch.hflags & HF_HIF_MASK))
1958 * if vmexit was already requested (by intercepted exception
1959 * for instance) do not overwrite it with "external interrupt"
1962 if (svm->nested.exit_required)
1965 svm->vmcb->control.exit_code = SVM_EXIT_INTR;
1966 svm->vmcb->control.exit_info_1 = 0;
1967 svm->vmcb->control.exit_info_2 = 0;
1969 if (svm->nested.intercept & 1ULL) {
1971 * The #vmexit can't be emulated here directly because this
1972 * code path runs with irqs and preemtion disabled. A
1973 * #vmexit emulation might sleep. Only signal request for
1976 svm->nested.exit_required = true;
1977 trace_kvm_nested_intr_vmexit(svm->vmcb->save.rip);
1984 /* This function returns true if it is save to enable the nmi window */
1985 static inline bool nested_svm_nmi(struct vcpu_svm *svm)
1987 if (!is_guest_mode(&svm->vcpu))
1990 if (!(svm->nested.intercept & (1ULL << INTERCEPT_NMI)))
1993 svm->vmcb->control.exit_code = SVM_EXIT_NMI;
1994 svm->nested.exit_required = true;
1999 static void *nested_svm_map(struct vcpu_svm *svm, u64 gpa, struct page **_page)
2005 page = gfn_to_page(svm->vcpu.kvm, gpa >> PAGE_SHIFT);
2006 if (is_error_page(page))
2014 kvm_release_page_clean(page);
2015 kvm_inject_gp(&svm->vcpu, 0);
2020 static void nested_svm_unmap(struct page *page)
2023 kvm_release_page_dirty(page);
2026 static int nested_svm_intercept_ioio(struct vcpu_svm *svm)
2032 if (!(svm->nested.intercept & (1ULL << INTERCEPT_IOIO_PROT)))
2033 return NESTED_EXIT_HOST;
2035 port = svm->vmcb->control.exit_info_1 >> 16;
2036 gpa = svm->nested.vmcb_iopm + (port / 8);
2040 if (kvm_read_guest(svm->vcpu.kvm, gpa, &val, 1))
2043 return val ? NESTED_EXIT_DONE : NESTED_EXIT_HOST;
2046 static int nested_svm_exit_handled_msr(struct vcpu_svm *svm)
2048 u32 offset, msr, value;
2051 if (!(svm->nested.intercept & (1ULL << INTERCEPT_MSR_PROT)))
2052 return NESTED_EXIT_HOST;
2054 msr = svm->vcpu.arch.regs[VCPU_REGS_RCX];
2055 offset = svm_msrpm_offset(msr);
2056 write = svm->vmcb->control.exit_info_1 & 1;
2057 mask = 1 << ((2 * (msr & 0xf)) + write);
2059 if (offset == MSR_INVALID)
2060 return NESTED_EXIT_DONE;
2062 /* Offset is in 32 bit units but need in 8 bit units */
2065 if (kvm_read_guest(svm->vcpu.kvm, svm->nested.vmcb_msrpm + offset, &value, 4))
2066 return NESTED_EXIT_DONE;
2068 return (value & mask) ? NESTED_EXIT_DONE : NESTED_EXIT_HOST;
2071 static int nested_svm_exit_special(struct vcpu_svm *svm)
2073 u32 exit_code = svm->vmcb->control.exit_code;
2075 switch (exit_code) {
2078 case SVM_EXIT_EXCP_BASE + MC_VECTOR:
2079 return NESTED_EXIT_HOST;
2081 /* For now we are always handling NPFs when using them */
2083 return NESTED_EXIT_HOST;
2085 case SVM_EXIT_EXCP_BASE + PF_VECTOR:
2086 /* When we're shadowing, trap PFs, but not async PF */
2087 if (!npt_enabled && svm->apf_reason == 0)
2088 return NESTED_EXIT_HOST;
2090 case SVM_EXIT_EXCP_BASE + NM_VECTOR:
2091 nm_interception(svm);
2097 return NESTED_EXIT_CONTINUE;
2101 * If this function returns true, this #vmexit was already handled
2103 static int nested_svm_intercept(struct vcpu_svm *svm)
2105 u32 exit_code = svm->vmcb->control.exit_code;
2106 int vmexit = NESTED_EXIT_HOST;
2108 switch (exit_code) {
2110 vmexit = nested_svm_exit_handled_msr(svm);
2113 vmexit = nested_svm_intercept_ioio(svm);
2115 case SVM_EXIT_READ_CR0 ... SVM_EXIT_WRITE_CR8: {
2116 u32 bit = 1U << (exit_code - SVM_EXIT_READ_CR0);
2117 if (svm->nested.intercept_cr & bit)
2118 vmexit = NESTED_EXIT_DONE;
2121 case SVM_EXIT_READ_DR0 ... SVM_EXIT_WRITE_DR7: {
2122 u32 bit = 1U << (exit_code - SVM_EXIT_READ_DR0);
2123 if (svm->nested.intercept_dr & bit)
2124 vmexit = NESTED_EXIT_DONE;
2127 case SVM_EXIT_EXCP_BASE ... SVM_EXIT_EXCP_BASE + 0x1f: {
2128 u32 excp_bits = 1 << (exit_code - SVM_EXIT_EXCP_BASE);
2129 if (svm->nested.intercept_exceptions & excp_bits)
2130 vmexit = NESTED_EXIT_DONE;
2131 /* async page fault always cause vmexit */
2132 else if ((exit_code == SVM_EXIT_EXCP_BASE + PF_VECTOR) &&
2133 svm->apf_reason != 0)
2134 vmexit = NESTED_EXIT_DONE;
2137 case SVM_EXIT_ERR: {
2138 vmexit = NESTED_EXIT_DONE;
2142 u64 exit_bits = 1ULL << (exit_code - SVM_EXIT_INTR);
2143 if (svm->nested.intercept & exit_bits)
2144 vmexit = NESTED_EXIT_DONE;
2151 static int nested_svm_exit_handled(struct vcpu_svm *svm)
2155 vmexit = nested_svm_intercept(svm);
2157 if (vmexit == NESTED_EXIT_DONE)
2158 nested_svm_vmexit(svm);
2163 static inline void copy_vmcb_control_area(struct vmcb *dst_vmcb, struct vmcb *from_vmcb)
2165 struct vmcb_control_area *dst = &dst_vmcb->control;
2166 struct vmcb_control_area *from = &from_vmcb->control;
2168 dst->intercept_cr = from->intercept_cr;
2169 dst->intercept_dr = from->intercept_dr;
2170 dst->intercept_exceptions = from->intercept_exceptions;
2171 dst->intercept = from->intercept;
2172 dst->iopm_base_pa = from->iopm_base_pa;
2173 dst->msrpm_base_pa = from->msrpm_base_pa;
2174 dst->tsc_offset = from->tsc_offset;
2175 dst->asid = from->asid;
2176 dst->tlb_ctl = from->tlb_ctl;
2177 dst->int_ctl = from->int_ctl;
2178 dst->int_vector = from->int_vector;
2179 dst->int_state = from->int_state;
2180 dst->exit_code = from->exit_code;
2181 dst->exit_code_hi = from->exit_code_hi;
2182 dst->exit_info_1 = from->exit_info_1;
2183 dst->exit_info_2 = from->exit_info_2;
2184 dst->exit_int_info = from->exit_int_info;
2185 dst->exit_int_info_err = from->exit_int_info_err;
2186 dst->nested_ctl = from->nested_ctl;
2187 dst->event_inj = from->event_inj;
2188 dst->event_inj_err = from->event_inj_err;
2189 dst->nested_cr3 = from->nested_cr3;
2190 dst->lbr_ctl = from->lbr_ctl;
2193 static int nested_svm_vmexit(struct vcpu_svm *svm)
2195 struct vmcb *nested_vmcb;
2196 struct vmcb *hsave = svm->nested.hsave;
2197 struct vmcb *vmcb = svm->vmcb;
2200 trace_kvm_nested_vmexit_inject(vmcb->control.exit_code,
2201 vmcb->control.exit_info_1,
2202 vmcb->control.exit_info_2,
2203 vmcb->control.exit_int_info,
2204 vmcb->control.exit_int_info_err,
2207 nested_vmcb = nested_svm_map(svm, svm->nested.vmcb, &page);
2211 /* Exit Guest-Mode */
2212 leave_guest_mode(&svm->vcpu);
2213 svm->nested.vmcb = 0;
2215 /* Give the current vmcb to the guest */
2218 nested_vmcb->save.es = vmcb->save.es;
2219 nested_vmcb->save.cs = vmcb->save.cs;
2220 nested_vmcb->save.ss = vmcb->save.ss;
2221 nested_vmcb->save.ds = vmcb->save.ds;
2222 nested_vmcb->save.gdtr = vmcb->save.gdtr;
2223 nested_vmcb->save.idtr = vmcb->save.idtr;
2224 nested_vmcb->save.efer = svm->vcpu.arch.efer;
2225 nested_vmcb->save.cr0 = kvm_read_cr0(&svm->vcpu);
2226 nested_vmcb->save.cr3 = kvm_read_cr3(&svm->vcpu);
2227 nested_vmcb->save.cr2 = vmcb->save.cr2;
2228 nested_vmcb->save.cr4 = svm->vcpu.arch.cr4;
2229 nested_vmcb->save.rflags = kvm_get_rflags(&svm->vcpu);
2230 nested_vmcb->save.rip = vmcb->save.rip;
2231 nested_vmcb->save.rsp = vmcb->save.rsp;
2232 nested_vmcb->save.rax = vmcb->save.rax;
2233 nested_vmcb->save.dr7 = vmcb->save.dr7;
2234 nested_vmcb->save.dr6 = vmcb->save.dr6;
2235 nested_vmcb->save.cpl = vmcb->save.cpl;
2237 nested_vmcb->control.int_ctl = vmcb->control.int_ctl;
2238 nested_vmcb->control.int_vector = vmcb->control.int_vector;
2239 nested_vmcb->control.int_state = vmcb->control.int_state;
2240 nested_vmcb->control.exit_code = vmcb->control.exit_code;
2241 nested_vmcb->control.exit_code_hi = vmcb->control.exit_code_hi;
2242 nested_vmcb->control.exit_info_1 = vmcb->control.exit_info_1;
2243 nested_vmcb->control.exit_info_2 = vmcb->control.exit_info_2;
2244 nested_vmcb->control.exit_int_info = vmcb->control.exit_int_info;
2245 nested_vmcb->control.exit_int_info_err = vmcb->control.exit_int_info_err;
2246 nested_vmcb->control.next_rip = vmcb->control.next_rip;
2249 * If we emulate a VMRUN/#VMEXIT in the same host #vmexit cycle we have
2250 * to make sure that we do not lose injected events. So check event_inj
2251 * here and copy it to exit_int_info if it is valid.
2252 * Exit_int_info and event_inj can't be both valid because the case
2253 * below only happens on a VMRUN instruction intercept which has
2254 * no valid exit_int_info set.
2256 if (vmcb->control.event_inj & SVM_EVTINJ_VALID) {
2257 struct vmcb_control_area *nc = &nested_vmcb->control;
2259 nc->exit_int_info = vmcb->control.event_inj;
2260 nc->exit_int_info_err = vmcb->control.event_inj_err;
2263 nested_vmcb->control.tlb_ctl = 0;
2264 nested_vmcb->control.event_inj = 0;
2265 nested_vmcb->control.event_inj_err = 0;
2267 /* We always set V_INTR_MASKING and remember the old value in hflags */
2268 if (!(svm->vcpu.arch.hflags & HF_VINTR_MASK))
2269 nested_vmcb->control.int_ctl &= ~V_INTR_MASKING_MASK;
2271 /* Restore the original control entries */
2272 copy_vmcb_control_area(vmcb, hsave);
2274 kvm_clear_exception_queue(&svm->vcpu);
2275 kvm_clear_interrupt_queue(&svm->vcpu);
2277 svm->nested.nested_cr3 = 0;
2279 /* Restore selected save entries */
2280 svm->vmcb->save.es = hsave->save.es;
2281 svm->vmcb->save.cs = hsave->save.cs;
2282 svm->vmcb->save.ss = hsave->save.ss;
2283 svm->vmcb->save.ds = hsave->save.ds;
2284 svm->vmcb->save.gdtr = hsave->save.gdtr;
2285 svm->vmcb->save.idtr = hsave->save.idtr;
2286 kvm_set_rflags(&svm->vcpu, hsave->save.rflags);
2287 svm_set_efer(&svm->vcpu, hsave->save.efer);
2288 svm_set_cr0(&svm->vcpu, hsave->save.cr0 | X86_CR0_PE);
2289 svm_set_cr4(&svm->vcpu, hsave->save.cr4);
2291 svm->vmcb->save.cr3 = hsave->save.cr3;
2292 svm->vcpu.arch.cr3 = hsave->save.cr3;
2294 (void)kvm_set_cr3(&svm->vcpu, hsave->save.cr3);
2296 kvm_register_write(&svm->vcpu, VCPU_REGS_RAX, hsave->save.rax);
2297 kvm_register_write(&svm->vcpu, VCPU_REGS_RSP, hsave->save.rsp);
2298 kvm_register_write(&svm->vcpu, VCPU_REGS_RIP, hsave->save.rip);
2299 svm->vmcb->save.dr7 = 0;
2300 svm->vmcb->save.cpl = 0;
2301 svm->vmcb->control.exit_int_info = 0;
2303 mark_all_dirty(svm->vmcb);
2305 nested_svm_unmap(page);
2307 nested_svm_uninit_mmu_context(&svm->vcpu);
2308 kvm_mmu_reset_context(&svm->vcpu);
2309 kvm_mmu_load(&svm->vcpu);
2314 static bool nested_svm_vmrun_msrpm(struct vcpu_svm *svm)
2317 * This function merges the msr permission bitmaps of kvm and the
2318 * nested vmcb. It is omptimized in that it only merges the parts where
2319 * the kvm msr permission bitmap may contain zero bits
2323 if (!(svm->nested.intercept & (1ULL << INTERCEPT_MSR_PROT)))
2326 for (i = 0; i < MSRPM_OFFSETS; i++) {
2330 if (msrpm_offsets[i] == 0xffffffff)
2333 p = msrpm_offsets[i];
2334 offset = svm->nested.vmcb_msrpm + (p * 4);
2336 if (kvm_read_guest(svm->vcpu.kvm, offset, &value, 4))
2339 svm->nested.msrpm[p] = svm->msrpm[p] | value;
2342 svm->vmcb->control.msrpm_base_pa = __pa(svm->nested.msrpm);
2347 static bool nested_vmcb_checks(struct vmcb *vmcb)
2349 if ((vmcb->control.intercept & (1ULL << INTERCEPT_VMRUN)) == 0)
2352 if (vmcb->control.asid == 0)
2355 if (vmcb->control.nested_ctl && !npt_enabled)
2361 static bool nested_svm_vmrun(struct vcpu_svm *svm)
2363 struct vmcb *nested_vmcb;
2364 struct vmcb *hsave = svm->nested.hsave;
2365 struct vmcb *vmcb = svm->vmcb;
2369 vmcb_gpa = svm->vmcb->save.rax;
2371 nested_vmcb = nested_svm_map(svm, svm->vmcb->save.rax, &page);
2375 if (!nested_vmcb_checks(nested_vmcb)) {
2376 nested_vmcb->control.exit_code = SVM_EXIT_ERR;
2377 nested_vmcb->control.exit_code_hi = 0;
2378 nested_vmcb->control.exit_info_1 = 0;
2379 nested_vmcb->control.exit_info_2 = 0;
2381 nested_svm_unmap(page);
2386 trace_kvm_nested_vmrun(svm->vmcb->save.rip, vmcb_gpa,
2387 nested_vmcb->save.rip,
2388 nested_vmcb->control.int_ctl,
2389 nested_vmcb->control.event_inj,
2390 nested_vmcb->control.nested_ctl);
2392 trace_kvm_nested_intercepts(nested_vmcb->control.intercept_cr & 0xffff,
2393 nested_vmcb->control.intercept_cr >> 16,
2394 nested_vmcb->control.intercept_exceptions,
2395 nested_vmcb->control.intercept);
2397 /* Clear internal status */
2398 kvm_clear_exception_queue(&svm->vcpu);
2399 kvm_clear_interrupt_queue(&svm->vcpu);
2402 * Save the old vmcb, so we don't need to pick what we save, but can
2403 * restore everything when a VMEXIT occurs
2405 hsave->save.es = vmcb->save.es;
2406 hsave->save.cs = vmcb->save.cs;
2407 hsave->save.ss = vmcb->save.ss;
2408 hsave->save.ds = vmcb->save.ds;
2409 hsave->save.gdtr = vmcb->save.gdtr;
2410 hsave->save.idtr = vmcb->save.idtr;
2411 hsave->save.efer = svm->vcpu.arch.efer;
2412 hsave->save.cr0 = kvm_read_cr0(&svm->vcpu);
2413 hsave->save.cr4 = svm->vcpu.arch.cr4;
2414 hsave->save.rflags = kvm_get_rflags(&svm->vcpu);
2415 hsave->save.rip = kvm_rip_read(&svm->vcpu);
2416 hsave->save.rsp = vmcb->save.rsp;
2417 hsave->save.rax = vmcb->save.rax;
2419 hsave->save.cr3 = vmcb->save.cr3;
2421 hsave->save.cr3 = kvm_read_cr3(&svm->vcpu);
2423 copy_vmcb_control_area(hsave, vmcb);
2425 if (kvm_get_rflags(&svm->vcpu) & X86_EFLAGS_IF)
2426 svm->vcpu.arch.hflags |= HF_HIF_MASK;
2428 svm->vcpu.arch.hflags &= ~HF_HIF_MASK;
2430 if (nested_vmcb->control.nested_ctl) {
2431 kvm_mmu_unload(&svm->vcpu);
2432 svm->nested.nested_cr3 = nested_vmcb->control.nested_cr3;
2433 nested_svm_init_mmu_context(&svm->vcpu);
2436 /* Load the nested guest state */
2437 svm->vmcb->save.es = nested_vmcb->save.es;
2438 svm->vmcb->save.cs = nested_vmcb->save.cs;
2439 svm->vmcb->save.ss = nested_vmcb->save.ss;
2440 svm->vmcb->save.ds = nested_vmcb->save.ds;
2441 svm->vmcb->save.gdtr = nested_vmcb->save.gdtr;
2442 svm->vmcb->save.idtr = nested_vmcb->save.idtr;
2443 kvm_set_rflags(&svm->vcpu, nested_vmcb->save.rflags);
2444 svm_set_efer(&svm->vcpu, nested_vmcb->save.efer);
2445 svm_set_cr0(&svm->vcpu, nested_vmcb->save.cr0);
2446 svm_set_cr4(&svm->vcpu, nested_vmcb->save.cr4);
2448 svm->vmcb->save.cr3 = nested_vmcb->save.cr3;
2449 svm->vcpu.arch.cr3 = nested_vmcb->save.cr3;
2451 (void)kvm_set_cr3(&svm->vcpu, nested_vmcb->save.cr3);
2453 /* Guest paging mode is active - reset mmu */
2454 kvm_mmu_reset_context(&svm->vcpu);
2456 svm->vmcb->save.cr2 = svm->vcpu.arch.cr2 = nested_vmcb->save.cr2;
2457 kvm_register_write(&svm->vcpu, VCPU_REGS_RAX, nested_vmcb->save.rax);
2458 kvm_register_write(&svm->vcpu, VCPU_REGS_RSP, nested_vmcb->save.rsp);
2459 kvm_register_write(&svm->vcpu, VCPU_REGS_RIP, nested_vmcb->save.rip);
2461 /* In case we don't even reach vcpu_run, the fields are not updated */
2462 svm->vmcb->save.rax = nested_vmcb->save.rax;
2463 svm->vmcb->save.rsp = nested_vmcb->save.rsp;
2464 svm->vmcb->save.rip = nested_vmcb->save.rip;
2465 svm->vmcb->save.dr7 = nested_vmcb->save.dr7;
2466 svm->vmcb->save.dr6 = nested_vmcb->save.dr6;
2467 svm->vmcb->save.cpl = nested_vmcb->save.cpl;
2469 svm->nested.vmcb_msrpm = nested_vmcb->control.msrpm_base_pa & ~0x0fffULL;
2470 svm->nested.vmcb_iopm = nested_vmcb->control.iopm_base_pa & ~0x0fffULL;
2472 /* cache intercepts */
2473 svm->nested.intercept_cr = nested_vmcb->control.intercept_cr;
2474 svm->nested.intercept_dr = nested_vmcb->control.intercept_dr;
2475 svm->nested.intercept_exceptions = nested_vmcb->control.intercept_exceptions;
2476 svm->nested.intercept = nested_vmcb->control.intercept;
2478 svm_flush_tlb(&svm->vcpu);
2479 svm->vmcb->control.int_ctl = nested_vmcb->control.int_ctl | V_INTR_MASKING_MASK;
2480 if (nested_vmcb->control.int_ctl & V_INTR_MASKING_MASK)
2481 svm->vcpu.arch.hflags |= HF_VINTR_MASK;
2483 svm->vcpu.arch.hflags &= ~HF_VINTR_MASK;
2485 if (svm->vcpu.arch.hflags & HF_VINTR_MASK) {
2486 /* We only want the cr8 intercept bits of the guest */
2487 clr_cr_intercept(svm, INTERCEPT_CR8_READ);
2488 clr_cr_intercept(svm, INTERCEPT_CR8_WRITE);
2491 /* We don't want to see VMMCALLs from a nested guest */
2492 clr_intercept(svm, INTERCEPT_VMMCALL);
2494 svm->vmcb->control.lbr_ctl = nested_vmcb->control.lbr_ctl;
2495 svm->vmcb->control.int_vector = nested_vmcb->control.int_vector;
2496 svm->vmcb->control.int_state = nested_vmcb->control.int_state;
2497 svm->vmcb->control.tsc_offset += nested_vmcb->control.tsc_offset;
2498 svm->vmcb->control.event_inj = nested_vmcb->control.event_inj;
2499 svm->vmcb->control.event_inj_err = nested_vmcb->control.event_inj_err;
2501 nested_svm_unmap(page);
2503 /* Enter Guest-Mode */
2504 enter_guest_mode(&svm->vcpu);
2507 * Merge guest and host intercepts - must be called with vcpu in
2508 * guest-mode to take affect here
2510 recalc_intercepts(svm);
2512 svm->nested.vmcb = vmcb_gpa;
2516 mark_all_dirty(svm->vmcb);
2521 static void nested_svm_vmloadsave(struct vmcb *from_vmcb, struct vmcb *to_vmcb)
2523 to_vmcb->save.fs = from_vmcb->save.fs;
2524 to_vmcb->save.gs = from_vmcb->save.gs;
2525 to_vmcb->save.tr = from_vmcb->save.tr;
2526 to_vmcb->save.ldtr = from_vmcb->save.ldtr;
2527 to_vmcb->save.kernel_gs_base = from_vmcb->save.kernel_gs_base;
2528 to_vmcb->save.star = from_vmcb->save.star;
2529 to_vmcb->save.lstar = from_vmcb->save.lstar;
2530 to_vmcb->save.cstar = from_vmcb->save.cstar;
2531 to_vmcb->save.sfmask = from_vmcb->save.sfmask;
2532 to_vmcb->save.sysenter_cs = from_vmcb->save.sysenter_cs;
2533 to_vmcb->save.sysenter_esp = from_vmcb->save.sysenter_esp;
2534 to_vmcb->save.sysenter_eip = from_vmcb->save.sysenter_eip;
2537 static int vmload_interception(struct vcpu_svm *svm)
2539 struct vmcb *nested_vmcb;
2542 if (nested_svm_check_permissions(svm))
2545 nested_vmcb = nested_svm_map(svm, svm->vmcb->save.rax, &page);
2549 svm->next_rip = kvm_rip_read(&svm->vcpu) + 3;
2550 skip_emulated_instruction(&svm->vcpu);
2552 nested_svm_vmloadsave(nested_vmcb, svm->vmcb);
2553 nested_svm_unmap(page);
2558 static int vmsave_interception(struct vcpu_svm *svm)
2560 struct vmcb *nested_vmcb;
2563 if (nested_svm_check_permissions(svm))
2566 nested_vmcb = nested_svm_map(svm, svm->vmcb->save.rax, &page);
2570 svm->next_rip = kvm_rip_read(&svm->vcpu) + 3;
2571 skip_emulated_instruction(&svm->vcpu);
2573 nested_svm_vmloadsave(svm->vmcb, nested_vmcb);
2574 nested_svm_unmap(page);
2579 static int vmrun_interception(struct vcpu_svm *svm)
2581 if (nested_svm_check_permissions(svm))
2584 /* Save rip after vmrun instruction */
2585 kvm_rip_write(&svm->vcpu, kvm_rip_read(&svm->vcpu) + 3);
2587 if (!nested_svm_vmrun(svm))
2590 if (!nested_svm_vmrun_msrpm(svm))
2597 svm->vmcb->control.exit_code = SVM_EXIT_ERR;
2598 svm->vmcb->control.exit_code_hi = 0;
2599 svm->vmcb->control.exit_info_1 = 0;
2600 svm->vmcb->control.exit_info_2 = 0;
2602 nested_svm_vmexit(svm);
2607 static int stgi_interception(struct vcpu_svm *svm)
2609 if (nested_svm_check_permissions(svm))
2612 svm->next_rip = kvm_rip_read(&svm->vcpu) + 3;
2613 skip_emulated_instruction(&svm->vcpu);
2614 kvm_make_request(KVM_REQ_EVENT, &svm->vcpu);
2621 static int clgi_interception(struct vcpu_svm *svm)
2623 if (nested_svm_check_permissions(svm))
2626 svm->next_rip = kvm_rip_read(&svm->vcpu) + 3;
2627 skip_emulated_instruction(&svm->vcpu);
2631 /* After a CLGI no interrupts should come */
2632 svm_clear_vintr(svm);
2633 svm->vmcb->control.int_ctl &= ~V_IRQ_MASK;
2635 mark_dirty(svm->vmcb, VMCB_INTR);
2640 static int invlpga_interception(struct vcpu_svm *svm)
2642 struct kvm_vcpu *vcpu = &svm->vcpu;
2644 trace_kvm_invlpga(svm->vmcb->save.rip, vcpu->arch.regs[VCPU_REGS_RCX],
2645 vcpu->arch.regs[VCPU_REGS_RAX]);
2647 /* Let's treat INVLPGA the same as INVLPG (can be optimized!) */
2648 kvm_mmu_invlpg(vcpu, vcpu->arch.regs[VCPU_REGS_RAX]);
2650 svm->next_rip = kvm_rip_read(&svm->vcpu) + 3;
2651 skip_emulated_instruction(&svm->vcpu);
2655 static int skinit_interception(struct vcpu_svm *svm)
2657 trace_kvm_skinit(svm->vmcb->save.rip, svm->vcpu.arch.regs[VCPU_REGS_RAX]);
2659 kvm_queue_exception(&svm->vcpu, UD_VECTOR);
2663 static int xsetbv_interception(struct vcpu_svm *svm)
2665 u64 new_bv = kvm_read_edx_eax(&svm->vcpu);
2666 u32 index = kvm_register_read(&svm->vcpu, VCPU_REGS_RCX);
2668 if (kvm_set_xcr(&svm->vcpu, index, new_bv) == 0) {
2669 svm->next_rip = kvm_rip_read(&svm->vcpu) + 3;
2670 skip_emulated_instruction(&svm->vcpu);
2676 static int invalid_op_interception(struct vcpu_svm *svm)
2678 kvm_queue_exception(&svm->vcpu, UD_VECTOR);
2682 static int task_switch_interception(struct vcpu_svm *svm)
2686 int int_type = svm->vmcb->control.exit_int_info &
2687 SVM_EXITINTINFO_TYPE_MASK;
2688 int int_vec = svm->vmcb->control.exit_int_info & SVM_EVTINJ_VEC_MASK;
2690 svm->vmcb->control.exit_int_info & SVM_EXITINTINFO_TYPE_MASK;
2692 svm->vmcb->control.exit_int_info & SVM_EXITINTINFO_VALID;
2693 bool has_error_code = false;
2696 tss_selector = (u16)svm->vmcb->control.exit_info_1;
2698 if (svm->vmcb->control.exit_info_2 &
2699 (1ULL << SVM_EXITINFOSHIFT_TS_REASON_IRET))
2700 reason = TASK_SWITCH_IRET;
2701 else if (svm->vmcb->control.exit_info_2 &
2702 (1ULL << SVM_EXITINFOSHIFT_TS_REASON_JMP))
2703 reason = TASK_SWITCH_JMP;
2705 reason = TASK_SWITCH_GATE;
2707 reason = TASK_SWITCH_CALL;
2709 if (reason == TASK_SWITCH_GATE) {
2711 case SVM_EXITINTINFO_TYPE_NMI:
2712 svm->vcpu.arch.nmi_injected = false;
2714 case SVM_EXITINTINFO_TYPE_EXEPT:
2715 if (svm->vmcb->control.exit_info_2 &
2716 (1ULL << SVM_EXITINFOSHIFT_TS_HAS_ERROR_CODE)) {
2717 has_error_code = true;
2719 (u32)svm->vmcb->control.exit_info_2;
2721 kvm_clear_exception_queue(&svm->vcpu);
2723 case SVM_EXITINTINFO_TYPE_INTR:
2724 kvm_clear_interrupt_queue(&svm->vcpu);
2731 if (reason != TASK_SWITCH_GATE ||
2732 int_type == SVM_EXITINTINFO_TYPE_SOFT ||
2733 (int_type == SVM_EXITINTINFO_TYPE_EXEPT &&
2734 (int_vec == OF_VECTOR || int_vec == BP_VECTOR)))
2735 skip_emulated_instruction(&svm->vcpu);
2737 if (kvm_task_switch(&svm->vcpu, tss_selector, reason,
2738 has_error_code, error_code) == EMULATE_FAIL) {
2739 svm->vcpu.run->exit_reason = KVM_EXIT_INTERNAL_ERROR;
2740 svm->vcpu.run->internal.suberror = KVM_INTERNAL_ERROR_EMULATION;
2741 svm->vcpu.run->internal.ndata = 0;
2747 static int cpuid_interception(struct vcpu_svm *svm)
2749 svm->next_rip = kvm_rip_read(&svm->vcpu) + 2;
2750 kvm_emulate_cpuid(&svm->vcpu);
2754 static int iret_interception(struct vcpu_svm *svm)
2756 ++svm->vcpu.stat.nmi_window_exits;
2757 clr_intercept(svm, INTERCEPT_IRET);
2758 svm->vcpu.arch.hflags |= HF_IRET_MASK;
2759 svm->nmi_iret_rip = kvm_rip_read(&svm->vcpu);
2763 static int invlpg_interception(struct vcpu_svm *svm)
2765 if (!static_cpu_has(X86_FEATURE_DECODEASSISTS))
2766 return emulate_instruction(&svm->vcpu, 0) == EMULATE_DONE;
2768 kvm_mmu_invlpg(&svm->vcpu, svm->vmcb->control.exit_info_1);
2769 skip_emulated_instruction(&svm->vcpu);
2773 static int emulate_on_interception(struct vcpu_svm *svm)
2775 return emulate_instruction(&svm->vcpu, 0) == EMULATE_DONE;
2778 bool check_selective_cr0_intercepted(struct vcpu_svm *svm, unsigned long val)
2780 unsigned long cr0 = svm->vcpu.arch.cr0;
2784 intercept = svm->nested.intercept;
2786 if (!is_guest_mode(&svm->vcpu) ||
2787 (!(intercept & (1ULL << INTERCEPT_SELECTIVE_CR0))))
2790 cr0 &= ~SVM_CR0_SELECTIVE_MASK;
2791 val &= ~SVM_CR0_SELECTIVE_MASK;
2794 svm->vmcb->control.exit_code = SVM_EXIT_CR0_SEL_WRITE;
2795 ret = (nested_svm_exit_handled(svm) == NESTED_EXIT_DONE);
2801 #define CR_VALID (1ULL << 63)
2803 static int cr_interception(struct vcpu_svm *svm)
2809 if (!static_cpu_has(X86_FEATURE_DECODEASSISTS))
2810 return emulate_on_interception(svm);
2812 if (unlikely((svm->vmcb->control.exit_info_1 & CR_VALID) == 0))
2813 return emulate_on_interception(svm);
2815 reg = svm->vmcb->control.exit_info_1 & SVM_EXITINFO_REG_MASK;
2816 cr = svm->vmcb->control.exit_code - SVM_EXIT_READ_CR0;
2819 if (cr >= 16) { /* mov to cr */
2821 val = kvm_register_read(&svm->vcpu, reg);
2824 if (!check_selective_cr0_intercepted(svm, val))
2825 err = kvm_set_cr0(&svm->vcpu, val);
2831 err = kvm_set_cr3(&svm->vcpu, val);
2834 err = kvm_set_cr4(&svm->vcpu, val);
2837 err = kvm_set_cr8(&svm->vcpu, val);
2840 WARN(1, "unhandled write to CR%d", cr);
2841 kvm_queue_exception(&svm->vcpu, UD_VECTOR);
2844 } else { /* mov from cr */
2847 val = kvm_read_cr0(&svm->vcpu);
2850 val = svm->vcpu.arch.cr2;
2853 val = kvm_read_cr3(&svm->vcpu);
2856 val = kvm_read_cr4(&svm->vcpu);
2859 val = kvm_get_cr8(&svm->vcpu);
2862 WARN(1, "unhandled read from CR%d", cr);
2863 kvm_queue_exception(&svm->vcpu, UD_VECTOR);
2866 kvm_register_write(&svm->vcpu, reg, val);
2868 kvm_complete_insn_gp(&svm->vcpu, err);
2873 static int dr_interception(struct vcpu_svm *svm)
2879 if (!boot_cpu_has(X86_FEATURE_DECODEASSISTS))
2880 return emulate_on_interception(svm);
2882 reg = svm->vmcb->control.exit_info_1 & SVM_EXITINFO_REG_MASK;
2883 dr = svm->vmcb->control.exit_code - SVM_EXIT_READ_DR0;
2885 if (dr >= 16) { /* mov to DRn */
2886 val = kvm_register_read(&svm->vcpu, reg);
2887 kvm_set_dr(&svm->vcpu, dr - 16, val);
2889 err = kvm_get_dr(&svm->vcpu, dr, &val);
2891 kvm_register_write(&svm->vcpu, reg, val);
2894 skip_emulated_instruction(&svm->vcpu);
2899 static int cr8_write_interception(struct vcpu_svm *svm)
2901 struct kvm_run *kvm_run = svm->vcpu.run;
2904 u8 cr8_prev = kvm_get_cr8(&svm->vcpu);
2905 /* instruction emulation calls kvm_set_cr8() */
2906 r = cr_interception(svm);
2907 if (irqchip_in_kernel(svm->vcpu.kvm)) {
2908 clr_cr_intercept(svm, INTERCEPT_CR8_WRITE);
2911 if (cr8_prev <= kvm_get_cr8(&svm->vcpu))
2913 kvm_run->exit_reason = KVM_EXIT_SET_TPR;
2917 u64 svm_read_l1_tsc(struct kvm_vcpu *vcpu)
2919 struct vmcb *vmcb = get_host_vmcb(to_svm(vcpu));
2920 return vmcb->control.tsc_offset +
2921 svm_scale_tsc(vcpu, native_read_tsc());
2924 static int svm_get_msr(struct kvm_vcpu *vcpu, unsigned ecx, u64 *data)
2926 struct vcpu_svm *svm = to_svm(vcpu);
2929 case MSR_IA32_TSC: {
2930 *data = svm->vmcb->control.tsc_offset +
2931 svm_scale_tsc(vcpu, native_read_tsc());
2936 *data = svm->vmcb->save.star;
2938 #ifdef CONFIG_X86_64
2940 *data = svm->vmcb->save.lstar;
2943 *data = svm->vmcb->save.cstar;
2945 case MSR_KERNEL_GS_BASE:
2946 *data = svm->vmcb->save.kernel_gs_base;
2948 case MSR_SYSCALL_MASK:
2949 *data = svm->vmcb->save.sfmask;
2952 case MSR_IA32_SYSENTER_CS:
2953 *data = svm->vmcb->save.sysenter_cs;
2955 case MSR_IA32_SYSENTER_EIP:
2956 *data = svm->sysenter_eip;
2958 case MSR_IA32_SYSENTER_ESP:
2959 *data = svm->sysenter_esp;
2962 * Nobody will change the following 5 values in the VMCB so we can
2963 * safely return them on rdmsr. They will always be 0 until LBRV is
2966 case MSR_IA32_DEBUGCTLMSR:
2967 *data = svm->vmcb->save.dbgctl;
2969 case MSR_IA32_LASTBRANCHFROMIP:
2970 *data = svm->vmcb->save.br_from;
2972 case MSR_IA32_LASTBRANCHTOIP:
2973 *data = svm->vmcb->save.br_to;
2975 case MSR_IA32_LASTINTFROMIP:
2976 *data = svm->vmcb->save.last_excp_from;
2978 case MSR_IA32_LASTINTTOIP:
2979 *data = svm->vmcb->save.last_excp_to;
2981 case MSR_VM_HSAVE_PA:
2982 *data = svm->nested.hsave_msr;
2985 *data = svm->nested.vm_cr_msr;
2987 case MSR_IA32_UCODE_REV:
2991 return kvm_get_msr_common(vcpu, ecx, data);
2996 static int rdmsr_interception(struct vcpu_svm *svm)
2998 u32 ecx = svm->vcpu.arch.regs[VCPU_REGS_RCX];
3001 if (svm_get_msr(&svm->vcpu, ecx, &data)) {
3002 trace_kvm_msr_read_ex(ecx);
3003 kvm_inject_gp(&svm->vcpu, 0);
3005 trace_kvm_msr_read(ecx, data);
3007 svm->vcpu.arch.regs[VCPU_REGS_RAX] = data & 0xffffffff;
3008 svm->vcpu.arch.regs[VCPU_REGS_RDX] = data >> 32;
3009 svm->next_rip = kvm_rip_read(&svm->vcpu) + 2;
3010 skip_emulated_instruction(&svm->vcpu);
3015 static int svm_set_vm_cr(struct kvm_vcpu *vcpu, u64 data)
3017 struct vcpu_svm *svm = to_svm(vcpu);
3018 int svm_dis, chg_mask;
3020 if (data & ~SVM_VM_CR_VALID_MASK)
3023 chg_mask = SVM_VM_CR_VALID_MASK;
3025 if (svm->nested.vm_cr_msr & SVM_VM_CR_SVM_DIS_MASK)
3026 chg_mask &= ~(SVM_VM_CR_SVM_LOCK_MASK | SVM_VM_CR_SVM_DIS_MASK);
3028 svm->nested.vm_cr_msr &= ~chg_mask;
3029 svm->nested.vm_cr_msr |= (data & chg_mask);
3031 svm_dis = svm->nested.vm_cr_msr & SVM_VM_CR_SVM_DIS_MASK;
3033 /* check for svm_disable while efer.svme is set */
3034 if (svm_dis && (vcpu->arch.efer & EFER_SVME))
3040 static int svm_set_msr(struct kvm_vcpu *vcpu, unsigned ecx, u64 data)
3042 struct vcpu_svm *svm = to_svm(vcpu);
3046 kvm_write_tsc(vcpu, data);
3049 svm->vmcb->save.star = data;
3051 #ifdef CONFIG_X86_64
3053 svm->vmcb->save.lstar = data;
3056 svm->vmcb->save.cstar = data;
3058 case MSR_KERNEL_GS_BASE:
3059 svm->vmcb->save.kernel_gs_base = data;
3061 case MSR_SYSCALL_MASK:
3062 svm->vmcb->save.sfmask = data;
3065 case MSR_IA32_SYSENTER_CS:
3066 svm->vmcb->save.sysenter_cs = data;
3068 case MSR_IA32_SYSENTER_EIP:
3069 svm->sysenter_eip = data;
3070 svm->vmcb->save.sysenter_eip = data;
3072 case MSR_IA32_SYSENTER_ESP:
3073 svm->sysenter_esp = data;
3074 svm->vmcb->save.sysenter_esp = data;
3076 case MSR_IA32_DEBUGCTLMSR:
3077 if (!boot_cpu_has(X86_FEATURE_LBRV)) {
3078 pr_unimpl(vcpu, "%s: MSR_IA32_DEBUGCTL 0x%llx, nop\n",
3082 if (data & DEBUGCTL_RESERVED_BITS)
3085 svm->vmcb->save.dbgctl = data;
3086 mark_dirty(svm->vmcb, VMCB_LBR);
3087 if (data & (1ULL<<0))
3088 svm_enable_lbrv(svm);
3090 svm_disable_lbrv(svm);
3092 case MSR_VM_HSAVE_PA:
3093 svm->nested.hsave_msr = data;
3096 return svm_set_vm_cr(vcpu, data);
3098 pr_unimpl(vcpu, "unimplemented wrmsr: 0x%x data 0x%llx\n", ecx, data);
3101 return kvm_set_msr_common(vcpu, ecx, data);
3106 static int wrmsr_interception(struct vcpu_svm *svm)
3108 u32 ecx = svm->vcpu.arch.regs[VCPU_REGS_RCX];
3109 u64 data = (svm->vcpu.arch.regs[VCPU_REGS_RAX] & -1u)
3110 | ((u64)(svm->vcpu.arch.regs[VCPU_REGS_RDX] & -1u) << 32);
3113 svm->next_rip = kvm_rip_read(&svm->vcpu) + 2;
3114 if (svm_set_msr(&svm->vcpu, ecx, data)) {
3115 trace_kvm_msr_write_ex(ecx, data);
3116 kvm_inject_gp(&svm->vcpu, 0);
3118 trace_kvm_msr_write(ecx, data);
3119 skip_emulated_instruction(&svm->vcpu);
3124 static int msr_interception(struct vcpu_svm *svm)
3126 if (svm->vmcb->control.exit_info_1)
3127 return wrmsr_interception(svm);
3129 return rdmsr_interception(svm);
3132 static int interrupt_window_interception(struct vcpu_svm *svm)
3134 struct kvm_run *kvm_run = svm->vcpu.run;
3136 kvm_make_request(KVM_REQ_EVENT, &svm->vcpu);
3137 svm_clear_vintr(svm);
3138 svm->vmcb->control.int_ctl &= ~V_IRQ_MASK;
3139 mark_dirty(svm->vmcb, VMCB_INTR);
3141 * If the user space waits to inject interrupts, exit as soon as
3144 if (!irqchip_in_kernel(svm->vcpu.kvm) &&
3145 kvm_run->request_interrupt_window &&
3146 !kvm_cpu_has_interrupt(&svm->vcpu)) {
3147 ++svm->vcpu.stat.irq_window_exits;
3148 kvm_run->exit_reason = KVM_EXIT_IRQ_WINDOW_OPEN;
3155 static int pause_interception(struct vcpu_svm *svm)
3157 kvm_vcpu_on_spin(&(svm->vcpu));
3161 static int (*svm_exit_handlers[])(struct vcpu_svm *svm) = {
3162 [SVM_EXIT_READ_CR0] = cr_interception,
3163 [SVM_EXIT_READ_CR3] = cr_interception,
3164 [SVM_EXIT_READ_CR4] = cr_interception,
3165 [SVM_EXIT_READ_CR8] = cr_interception,
3166 [SVM_EXIT_CR0_SEL_WRITE] = emulate_on_interception,
3167 [SVM_EXIT_WRITE_CR0] = cr_interception,
3168 [SVM_EXIT_WRITE_CR3] = cr_interception,
3169 [SVM_EXIT_WRITE_CR4] = cr_interception,
3170 [SVM_EXIT_WRITE_CR8] = cr8_write_interception,
3171 [SVM_EXIT_READ_DR0] = dr_interception,
3172 [SVM_EXIT_READ_DR1] = dr_interception,
3173 [SVM_EXIT_READ_DR2] = dr_interception,
3174 [SVM_EXIT_READ_DR3] = dr_interception,
3175 [SVM_EXIT_READ_DR4] = dr_interception,
3176 [SVM_EXIT_READ_DR5] = dr_interception,
3177 [SVM_EXIT_READ_DR6] = dr_interception,
3178 [SVM_EXIT_READ_DR7] = dr_interception,
3179 [SVM_EXIT_WRITE_DR0] = dr_interception,
3180 [SVM_EXIT_WRITE_DR1] = dr_interception,
3181 [SVM_EXIT_WRITE_DR2] = dr_interception,
3182 [SVM_EXIT_WRITE_DR3] = dr_interception,
3183 [SVM_EXIT_WRITE_DR4] = dr_interception,
3184 [SVM_EXIT_WRITE_DR5] = dr_interception,
3185 [SVM_EXIT_WRITE_DR6] = dr_interception,
3186 [SVM_EXIT_WRITE_DR7] = dr_interception,
3187 [SVM_EXIT_EXCP_BASE + DB_VECTOR] = db_interception,
3188 [SVM_EXIT_EXCP_BASE + BP_VECTOR] = bp_interception,
3189 [SVM_EXIT_EXCP_BASE + UD_VECTOR] = ud_interception,
3190 [SVM_EXIT_EXCP_BASE + PF_VECTOR] = pf_interception,
3191 [SVM_EXIT_EXCP_BASE + NM_VECTOR] = nm_interception,
3192 [SVM_EXIT_EXCP_BASE + MC_VECTOR] = mc_interception,
3193 [SVM_EXIT_INTR] = intr_interception,
3194 [SVM_EXIT_NMI] = nmi_interception,
3195 [SVM_EXIT_SMI] = nop_on_interception,
3196 [SVM_EXIT_INIT] = nop_on_interception,
3197 [SVM_EXIT_VINTR] = interrupt_window_interception,
3198 [SVM_EXIT_CPUID] = cpuid_interception,
3199 [SVM_EXIT_IRET] = iret_interception,
3200 [SVM_EXIT_INVD] = emulate_on_interception,
3201 [SVM_EXIT_PAUSE] = pause_interception,
3202 [SVM_EXIT_HLT] = halt_interception,
3203 [SVM_EXIT_INVLPG] = invlpg_interception,
3204 [SVM_EXIT_INVLPGA] = invlpga_interception,
3205 [SVM_EXIT_IOIO] = io_interception,
3206 [SVM_EXIT_MSR] = msr_interception,
3207 [SVM_EXIT_TASK_SWITCH] = task_switch_interception,
3208 [SVM_EXIT_SHUTDOWN] = shutdown_interception,
3209 [SVM_EXIT_VMRUN] = vmrun_interception,
3210 [SVM_EXIT_VMMCALL] = vmmcall_interception,
3211 [SVM_EXIT_VMLOAD] = vmload_interception,
3212 [SVM_EXIT_VMSAVE] = vmsave_interception,
3213 [SVM_EXIT_STGI] = stgi_interception,
3214 [SVM_EXIT_CLGI] = clgi_interception,
3215 [SVM_EXIT_SKINIT] = skinit_interception,
3216 [SVM_EXIT_WBINVD] = emulate_on_interception,
3217 [SVM_EXIT_MONITOR] = invalid_op_interception,
3218 [SVM_EXIT_MWAIT] = invalid_op_interception,
3219 [SVM_EXIT_XSETBV] = xsetbv_interception,
3220 [SVM_EXIT_NPF] = pf_interception,
3223 static void dump_vmcb(struct kvm_vcpu *vcpu)
3225 struct vcpu_svm *svm = to_svm(vcpu);
3226 struct vmcb_control_area *control = &svm->vmcb->control;
3227 struct vmcb_save_area *save = &svm->vmcb->save;
3229 pr_err("VMCB Control Area:\n");
3230 pr_err("%-20s%04x\n", "cr_read:", control->intercept_cr & 0xffff);
3231 pr_err("%-20s%04x\n", "cr_write:", control->intercept_cr >> 16);
3232 pr_err("%-20s%04x\n", "dr_read:", control->intercept_dr & 0xffff);
3233 pr_err("%-20s%04x\n", "dr_write:", control->intercept_dr >> 16);
3234 pr_err("%-20s%08x\n", "exceptions:", control->intercept_exceptions);
3235 pr_err("%-20s%016llx\n", "intercepts:", control->intercept);
3236 pr_err("%-20s%d\n", "pause filter count:", control->pause_filter_count);
3237 pr_err("%-20s%016llx\n", "iopm_base_pa:", control->iopm_base_pa);
3238 pr_err("%-20s%016llx\n", "msrpm_base_pa:", control->msrpm_base_pa);
3239 pr_err("%-20s%016llx\n", "tsc_offset:", control->tsc_offset);
3240 pr_err("%-20s%d\n", "asid:", control->asid);
3241 pr_err("%-20s%d\n", "tlb_ctl:", control->tlb_ctl);
3242 pr_err("%-20s%08x\n", "int_ctl:", control->int_ctl);
3243 pr_err("%-20s%08x\n", "int_vector:", control->int_vector);
3244 pr_err("%-20s%08x\n", "int_state:", control->int_state);
3245 pr_err("%-20s%08x\n", "exit_code:", control->exit_code);
3246 pr_err("%-20s%016llx\n", "exit_info1:", control->exit_info_1);
3247 pr_err("%-20s%016llx\n", "exit_info2:", control->exit_info_2);
3248 pr_err("%-20s%08x\n", "exit_int_info:", control->exit_int_info);
3249 pr_err("%-20s%08x\n", "exit_int_info_err:", control->exit_int_info_err);
3250 pr_err("%-20s%lld\n", "nested_ctl:", control->nested_ctl);
3251 pr_err("%-20s%016llx\n", "nested_cr3:", control->nested_cr3);
3252 pr_err("%-20s%08x\n", "event_inj:", control->event_inj);
3253 pr_err("%-20s%08x\n", "event_inj_err:", control->event_inj_err);
3254 pr_err("%-20s%lld\n", "lbr_ctl:", control->lbr_ctl);
3255 pr_err("%-20s%016llx\n", "next_rip:", control->next_rip);
3256 pr_err("VMCB State Save Area:\n");
3257 pr_err("%-5s s: %04x a: %04x l: %08x b: %016llx\n",
3259 save->es.selector, save->es.attrib,
3260 save->es.limit, save->es.base);
3261 pr_err("%-5s s: %04x a: %04x l: %08x b: %016llx\n",
3263 save->cs.selector, save->cs.attrib,
3264 save->cs.limit, save->cs.base);
3265 pr_err("%-5s s: %04x a: %04x l: %08x b: %016llx\n",
3267 save->ss.selector, save->ss.attrib,
3268 save->ss.limit, save->ss.base);
3269 pr_err("%-5s s: %04x a: %04x l: %08x b: %016llx\n",
3271 save->ds.selector, save->ds.attrib,
3272 save->ds.limit, save->ds.base);
3273 pr_err("%-5s s: %04x a: %04x l: %08x b: %016llx\n",
3275 save->fs.selector, save->fs.attrib,
3276 save->fs.limit, save->fs.base);
3277 pr_err("%-5s s: %04x a: %04x l: %08x b: %016llx\n",
3279 save->gs.selector, save->gs.attrib,
3280 save->gs.limit, save->gs.base);
3281 pr_err("%-5s s: %04x a: %04x l: %08x b: %016llx\n",
3283 save->gdtr.selector, save->gdtr.attrib,
3284 save->gdtr.limit, save->gdtr.base);
3285 pr_err("%-5s s: %04x a: %04x l: %08x b: %016llx\n",
3287 save->ldtr.selector, save->ldtr.attrib,
3288 save->ldtr.limit, save->ldtr.base);
3289 pr_err("%-5s s: %04x a: %04x l: %08x b: %016llx\n",
3291 save->idtr.selector, save->idtr.attrib,
3292 save->idtr.limit, save->idtr.base);
3293 pr_err("%-5s s: %04x a: %04x l: %08x b: %016llx\n",
3295 save->tr.selector, save->tr.attrib,
3296 save->tr.limit, save->tr.base);
3297 pr_err("cpl: %d efer: %016llx\n",
3298 save->cpl, save->efer);
3299 pr_err("%-15s %016llx %-13s %016llx\n",
3300 "cr0:", save->cr0, "cr2:", save->cr2);
3301 pr_err("%-15s %016llx %-13s %016llx\n",
3302 "cr3:", save->cr3, "cr4:", save->cr4);
3303 pr_err("%-15s %016llx %-13s %016llx\n",
3304 "dr6:", save->dr6, "dr7:", save->dr7);
3305 pr_err("%-15s %016llx %-13s %016llx\n",
3306 "rip:", save->rip, "rflags:", save->rflags);
3307 pr_err("%-15s %016llx %-13s %016llx\n",
3308 "rsp:", save->rsp, "rax:", save->rax);
3309 pr_err("%-15s %016llx %-13s %016llx\n",
3310 "star:", save->star, "lstar:", save->lstar);
3311 pr_err("%-15s %016llx %-13s %016llx\n",
3312 "cstar:", save->cstar, "sfmask:", save->sfmask);
3313 pr_err("%-15s %016llx %-13s %016llx\n",
3314 "kernel_gs_base:", save->kernel_gs_base,
3315 "sysenter_cs:", save->sysenter_cs);
3316 pr_err("%-15s %016llx %-13s %016llx\n",
3317 "sysenter_esp:", save->sysenter_esp,
3318 "sysenter_eip:", save->sysenter_eip);
3319 pr_err("%-15s %016llx %-13s %016llx\n",
3320 "gpat:", save->g_pat, "dbgctl:", save->dbgctl);
3321 pr_err("%-15s %016llx %-13s %016llx\n",
3322 "br_from:", save->br_from, "br_to:", save->br_to);
3323 pr_err("%-15s %016llx %-13s %016llx\n",
3324 "excp_from:", save->last_excp_from,
3325 "excp_to:", save->last_excp_to);
3328 static void svm_get_exit_info(struct kvm_vcpu *vcpu, u64 *info1, u64 *info2)
3330 struct vmcb_control_area *control = &to_svm(vcpu)->vmcb->control;
3332 *info1 = control->exit_info_1;
3333 *info2 = control->exit_info_2;
3336 static int handle_exit(struct kvm_vcpu *vcpu)
3338 struct vcpu_svm *svm = to_svm(vcpu);
3339 struct kvm_run *kvm_run = vcpu->run;
3340 u32 exit_code = svm->vmcb->control.exit_code;
3342 if (!is_cr_intercept(svm, INTERCEPT_CR0_WRITE))
3343 vcpu->arch.cr0 = svm->vmcb->save.cr0;
3345 vcpu->arch.cr3 = svm->vmcb->save.cr3;
3347 if (unlikely(svm->nested.exit_required)) {
3348 nested_svm_vmexit(svm);
3349 svm->nested.exit_required = false;
3354 if (is_guest_mode(vcpu)) {
3357 trace_kvm_nested_vmexit(svm->vmcb->save.rip, exit_code,
3358 svm->vmcb->control.exit_info_1,
3359 svm->vmcb->control.exit_info_2,
3360 svm->vmcb->control.exit_int_info,
3361 svm->vmcb->control.exit_int_info_err,
3364 vmexit = nested_svm_exit_special(svm);
3366 if (vmexit == NESTED_EXIT_CONTINUE)
3367 vmexit = nested_svm_exit_handled(svm);
3369 if (vmexit == NESTED_EXIT_DONE)
3373 svm_complete_interrupts(svm);
3375 if (svm->vmcb->control.exit_code == SVM_EXIT_ERR) {
3376 kvm_run->exit_reason = KVM_EXIT_FAIL_ENTRY;
3377 kvm_run->fail_entry.hardware_entry_failure_reason
3378 = svm->vmcb->control.exit_code;
3379 pr_err("KVM: FAILED VMRUN WITH VMCB:\n");
3384 if (is_external_interrupt(svm->vmcb->control.exit_int_info) &&
3385 exit_code != SVM_EXIT_EXCP_BASE + PF_VECTOR &&
3386 exit_code != SVM_EXIT_NPF && exit_code != SVM_EXIT_TASK_SWITCH &&
3387 exit_code != SVM_EXIT_INTR && exit_code != SVM_EXIT_NMI)
3388 printk(KERN_ERR "%s: unexpected exit_ini_info 0x%x "
3390 __func__, svm->vmcb->control.exit_int_info,
3393 if (exit_code >= ARRAY_SIZE(svm_exit_handlers)
3394 || !svm_exit_handlers[exit_code]) {
3395 kvm_run->exit_reason = KVM_EXIT_UNKNOWN;
3396 kvm_run->hw.hardware_exit_reason = exit_code;
3400 return svm_exit_handlers[exit_code](svm);
3403 static void reload_tss(struct kvm_vcpu *vcpu)
3405 int cpu = raw_smp_processor_id();
3407 struct svm_cpu_data *sd = per_cpu(svm_data, cpu);
3408 sd->tss_desc->type = 9; /* available 32/64-bit TSS */
3412 static void pre_svm_run(struct vcpu_svm *svm)
3414 int cpu = raw_smp_processor_id();
3416 struct svm_cpu_data *sd = per_cpu(svm_data, cpu);
3418 /* FIXME: handle wraparound of asid_generation */
3419 if (svm->asid_generation != sd->asid_generation)
3423 static void svm_inject_nmi(struct kvm_vcpu *vcpu)
3425 struct vcpu_svm *svm = to_svm(vcpu);
3427 svm->vmcb->control.event_inj = SVM_EVTINJ_VALID | SVM_EVTINJ_TYPE_NMI;
3428 vcpu->arch.hflags |= HF_NMI_MASK;
3429 set_intercept(svm, INTERCEPT_IRET);
3430 ++vcpu->stat.nmi_injections;
3433 static inline void svm_inject_irq(struct vcpu_svm *svm, int irq)
3435 struct vmcb_control_area *control;
3437 control = &svm->vmcb->control;
3438 control->int_vector = irq;
3439 control->int_ctl &= ~V_INTR_PRIO_MASK;
3440 control->int_ctl |= V_IRQ_MASK |
3441 ((/*control->int_vector >> 4*/ 0xf) << V_INTR_PRIO_SHIFT);
3442 mark_dirty(svm->vmcb, VMCB_INTR);
3445 static void svm_set_irq(struct kvm_vcpu *vcpu)
3447 struct vcpu_svm *svm = to_svm(vcpu);
3449 BUG_ON(!(gif_set(svm)));
3451 trace_kvm_inj_virq(vcpu->arch.interrupt.nr);
3452 ++vcpu->stat.irq_injections;
3454 svm->vmcb->control.event_inj = vcpu->arch.interrupt.nr |
3455 SVM_EVTINJ_VALID | SVM_EVTINJ_TYPE_INTR;
3458 static void update_cr8_intercept(struct kvm_vcpu *vcpu, int tpr, int irr)
3460 struct vcpu_svm *svm = to_svm(vcpu);
3462 if (is_guest_mode(vcpu) && (vcpu->arch.hflags & HF_VINTR_MASK))
3469 set_cr_intercept(svm, INTERCEPT_CR8_WRITE);
3472 static int svm_nmi_allowed(struct kvm_vcpu *vcpu)
3474 struct vcpu_svm *svm = to_svm(vcpu);
3475 struct vmcb *vmcb = svm->vmcb;
3477 ret = !(vmcb->control.int_state & SVM_INTERRUPT_SHADOW_MASK) &&
3478 !(svm->vcpu.arch.hflags & HF_NMI_MASK);
3479 ret = ret && gif_set(svm) && nested_svm_nmi(svm);
3484 static bool svm_get_nmi_mask(struct kvm_vcpu *vcpu)
3486 struct vcpu_svm *svm = to_svm(vcpu);
3488 return !!(svm->vcpu.arch.hflags & HF_NMI_MASK);
3491 static void svm_set_nmi_mask(struct kvm_vcpu *vcpu, bool masked)
3493 struct vcpu_svm *svm = to_svm(vcpu);
3496 svm->vcpu.arch.hflags |= HF_NMI_MASK;
3497 set_intercept(svm, INTERCEPT_IRET);
3499 svm->vcpu.arch.hflags &= ~HF_NMI_MASK;
3500 clr_intercept(svm, INTERCEPT_IRET);
3504 static int svm_interrupt_allowed(struct kvm_vcpu *vcpu)
3506 struct vcpu_svm *svm = to_svm(vcpu);
3507 struct vmcb *vmcb = svm->vmcb;
3510 if (!gif_set(svm) ||
3511 (vmcb->control.int_state & SVM_INTERRUPT_SHADOW_MASK))
3514 ret = !!(kvm_get_rflags(vcpu) & X86_EFLAGS_IF);
3516 if (is_guest_mode(vcpu))
3517 return ret && !(svm->vcpu.arch.hflags & HF_VINTR_MASK);
3522 static void enable_irq_window(struct kvm_vcpu *vcpu)
3524 struct vcpu_svm *svm = to_svm(vcpu);
3527 * In case GIF=0 we can't rely on the CPU to tell us when GIF becomes
3528 * 1, because that's a separate STGI/VMRUN intercept. The next time we
3529 * get that intercept, this function will be called again though and
3530 * we'll get the vintr intercept.
3532 if (gif_set(svm) && nested_svm_intr(svm)) {
3534 svm_inject_irq(svm, 0x0);
3538 static void enable_nmi_window(struct kvm_vcpu *vcpu)
3540 struct vcpu_svm *svm = to_svm(vcpu);
3542 if ((svm->vcpu.arch.hflags & (HF_NMI_MASK | HF_IRET_MASK))
3544 return; /* IRET will cause a vm exit */
3547 * Something prevents NMI from been injected. Single step over possible
3548 * problem (IRET or exception injection or interrupt shadow)
3550 svm->nmi_singlestep = true;
3551 svm->vmcb->save.rflags |= (X86_EFLAGS_TF | X86_EFLAGS_RF);
3552 update_db_intercept(vcpu);
3555 static int svm_set_tss_addr(struct kvm *kvm, unsigned int addr)
3560 static void svm_flush_tlb(struct kvm_vcpu *vcpu)
3562 struct vcpu_svm *svm = to_svm(vcpu);
3564 if (static_cpu_has(X86_FEATURE_FLUSHBYASID))
3565 svm->vmcb->control.tlb_ctl = TLB_CONTROL_FLUSH_ASID;
3567 svm->asid_generation--;
3570 static void svm_prepare_guest_switch(struct kvm_vcpu *vcpu)
3574 static inline void sync_cr8_to_lapic(struct kvm_vcpu *vcpu)
3576 struct vcpu_svm *svm = to_svm(vcpu);
3578 if (is_guest_mode(vcpu) && (vcpu->arch.hflags & HF_VINTR_MASK))
3581 if (!is_cr_intercept(svm, INTERCEPT_CR8_WRITE)) {
3582 int cr8 = svm->vmcb->control.int_ctl & V_TPR_MASK;
3583 kvm_set_cr8(vcpu, cr8);
3587 static inline void sync_lapic_to_cr8(struct kvm_vcpu *vcpu)
3589 struct vcpu_svm *svm = to_svm(vcpu);
3592 if (is_guest_mode(vcpu) && (vcpu->arch.hflags & HF_VINTR_MASK))
3595 cr8 = kvm_get_cr8(vcpu);
3596 svm->vmcb->control.int_ctl &= ~V_TPR_MASK;
3597 svm->vmcb->control.int_ctl |= cr8 & V_TPR_MASK;
3600 static void svm_complete_interrupts(struct vcpu_svm *svm)
3604 u32 exitintinfo = svm->vmcb->control.exit_int_info;
3605 unsigned int3_injected = svm->int3_injected;
3607 svm->int3_injected = 0;
3610 * If we've made progress since setting HF_IRET_MASK, we've
3611 * executed an IRET and can allow NMI injection.
3613 if ((svm->vcpu.arch.hflags & HF_IRET_MASK)
3614 && kvm_rip_read(&svm->vcpu) != svm->nmi_iret_rip) {
3615 svm->vcpu.arch.hflags &= ~(HF_NMI_MASK | HF_IRET_MASK);
3616 kvm_make_request(KVM_REQ_EVENT, &svm->vcpu);
3619 svm->vcpu.arch.nmi_injected = false;
3620 kvm_clear_exception_queue(&svm->vcpu);
3621 kvm_clear_interrupt_queue(&svm->vcpu);
3623 if (!(exitintinfo & SVM_EXITINTINFO_VALID))
3626 kvm_make_request(KVM_REQ_EVENT, &svm->vcpu);
3628 vector = exitintinfo & SVM_EXITINTINFO_VEC_MASK;
3629 type = exitintinfo & SVM_EXITINTINFO_TYPE_MASK;
3632 case SVM_EXITINTINFO_TYPE_NMI:
3633 svm->vcpu.arch.nmi_injected = true;
3635 case SVM_EXITINTINFO_TYPE_EXEPT:
3637 * In case of software exceptions, do not reinject the vector,
3638 * but re-execute the instruction instead. Rewind RIP first
3639 * if we emulated INT3 before.
3641 if (kvm_exception_is_soft(vector)) {
3642 if (vector == BP_VECTOR && int3_injected &&
3643 kvm_is_linear_rip(&svm->vcpu, svm->int3_rip))
3644 kvm_rip_write(&svm->vcpu,
3645 kvm_rip_read(&svm->vcpu) -
3649 if (exitintinfo & SVM_EXITINTINFO_VALID_ERR) {
3650 u32 err = svm->vmcb->control.exit_int_info_err;
3651 kvm_requeue_exception_e(&svm->vcpu, vector, err);
3654 kvm_requeue_exception(&svm->vcpu, vector);
3656 case SVM_EXITINTINFO_TYPE_INTR:
3657 kvm_queue_interrupt(&svm->vcpu, vector, false);
3664 static void svm_cancel_injection(struct kvm_vcpu *vcpu)
3666 struct vcpu_svm *svm = to_svm(vcpu);
3667 struct vmcb_control_area *control = &svm->vmcb->control;
3669 control->exit_int_info = control->event_inj;
3670 control->exit_int_info_err = control->event_inj_err;
3671 control->event_inj = 0;
3672 svm_complete_interrupts(svm);
3675 #ifdef CONFIG_X86_64
3681 static void svm_vcpu_run(struct kvm_vcpu *vcpu)
3683 struct vcpu_svm *svm = to_svm(vcpu);
3685 svm->vmcb->save.rax = vcpu->arch.regs[VCPU_REGS_RAX];
3686 svm->vmcb->save.rsp = vcpu->arch.regs[VCPU_REGS_RSP];
3687 svm->vmcb->save.rip = vcpu->arch.regs[VCPU_REGS_RIP];
3690 * A vmexit emulation is required before the vcpu can be executed
3693 if (unlikely(svm->nested.exit_required))
3698 sync_lapic_to_cr8(vcpu);
3700 svm->vmcb->save.cr2 = vcpu->arch.cr2;
3707 "push %%"R"bp; \n\t"
3708 "mov %c[rbx](%[svm]), %%"R"bx \n\t"
3709 "mov %c[rcx](%[svm]), %%"R"cx \n\t"
3710 "mov %c[rdx](%[svm]), %%"R"dx \n\t"
3711 "mov %c[rsi](%[svm]), %%"R"si \n\t"
3712 "mov %c[rdi](%[svm]), %%"R"di \n\t"
3713 "mov %c[rbp](%[svm]), %%"R"bp \n\t"
3714 #ifdef CONFIG_X86_64
3715 "mov %c[r8](%[svm]), %%r8 \n\t"
3716 "mov %c[r9](%[svm]), %%r9 \n\t"
3717 "mov %c[r10](%[svm]), %%r10 \n\t"
3718 "mov %c[r11](%[svm]), %%r11 \n\t"
3719 "mov %c[r12](%[svm]), %%r12 \n\t"
3720 "mov %c[r13](%[svm]), %%r13 \n\t"
3721 "mov %c[r14](%[svm]), %%r14 \n\t"
3722 "mov %c[r15](%[svm]), %%r15 \n\t"
3725 /* Enter guest mode */
3727 "mov %c[vmcb](%[svm]), %%"R"ax \n\t"
3728 __ex(SVM_VMLOAD) "\n\t"
3729 __ex(SVM_VMRUN) "\n\t"
3730 __ex(SVM_VMSAVE) "\n\t"
3733 /* Save guest registers, load host registers */
3734 "mov %%"R"bx, %c[rbx](%[svm]) \n\t"
3735 "mov %%"R"cx, %c[rcx](%[svm]) \n\t"
3736 "mov %%"R"dx, %c[rdx](%[svm]) \n\t"
3737 "mov %%"R"si, %c[rsi](%[svm]) \n\t"
3738 "mov %%"R"di, %c[rdi](%[svm]) \n\t"
3739 "mov %%"R"bp, %c[rbp](%[svm]) \n\t"
3740 #ifdef CONFIG_X86_64
3741 "mov %%r8, %c[r8](%[svm]) \n\t"
3742 "mov %%r9, %c[r9](%[svm]) \n\t"
3743 "mov %%r10, %c[r10](%[svm]) \n\t"
3744 "mov %%r11, %c[r11](%[svm]) \n\t"
3745 "mov %%r12, %c[r12](%[svm]) \n\t"
3746 "mov %%r13, %c[r13](%[svm]) \n\t"
3747 "mov %%r14, %c[r14](%[svm]) \n\t"
3748 "mov %%r15, %c[r15](%[svm]) \n\t"
3753 [vmcb]"i"(offsetof(struct vcpu_svm, vmcb_pa)),
3754 [rbx]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RBX])),
3755 [rcx]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RCX])),
3756 [rdx]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RDX])),
3757 [rsi]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RSI])),
3758 [rdi]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RDI])),
3759 [rbp]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RBP]))
3760 #ifdef CONFIG_X86_64
3761 , [r8]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R8])),
3762 [r9]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R9])),
3763 [r10]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R10])),
3764 [r11]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R11])),
3765 [r12]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R12])),
3766 [r13]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R13])),
3767 [r14]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R14])),
3768 [r15]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R15]))
3771 , R"bx", R"cx", R"dx", R"si", R"di"
3772 #ifdef CONFIG_X86_64
3773 , "r8", "r9", "r10", "r11" , "r12", "r13", "r14", "r15"
3777 #ifdef CONFIG_X86_64
3778 wrmsrl(MSR_GS_BASE, svm->host.gs_base);
3780 loadsegment(fs, svm->host.fs);
3781 #ifndef CONFIG_X86_32_LAZY_GS
3782 loadsegment(gs, svm->host.gs);
3788 local_irq_disable();
3790 vcpu->arch.cr2 = svm->vmcb->save.cr2;
3791 vcpu->arch.regs[VCPU_REGS_RAX] = svm->vmcb->save.rax;
3792 vcpu->arch.regs[VCPU_REGS_RSP] = svm->vmcb->save.rsp;
3793 vcpu->arch.regs[VCPU_REGS_RIP] = svm->vmcb->save.rip;
3795 trace_kvm_exit(svm->vmcb->control.exit_code, vcpu, KVM_ISA_SVM);
3797 if (unlikely(svm->vmcb->control.exit_code == SVM_EXIT_NMI))
3798 kvm_before_handle_nmi(&svm->vcpu);
3802 /* Any pending NMI will happen here */
3804 if (unlikely(svm->vmcb->control.exit_code == SVM_EXIT_NMI))
3805 kvm_after_handle_nmi(&svm->vcpu);
3807 sync_cr8_to_lapic(vcpu);
3811 svm->vmcb->control.tlb_ctl = TLB_CONTROL_DO_NOTHING;
3813 /* if exit due to PF check for async PF */
3814 if (svm->vmcb->control.exit_code == SVM_EXIT_EXCP_BASE + PF_VECTOR)
3815 svm->apf_reason = kvm_read_and_reset_pf_reason();
3818 vcpu->arch.regs_avail &= ~(1 << VCPU_EXREG_PDPTR);
3819 vcpu->arch.regs_dirty &= ~(1 << VCPU_EXREG_PDPTR);
3823 * We need to handle MC intercepts here before the vcpu has a chance to
3824 * change the physical cpu
3826 if (unlikely(svm->vmcb->control.exit_code ==
3827 SVM_EXIT_EXCP_BASE + MC_VECTOR))
3828 svm_handle_mce(svm);
3830 mark_all_clean(svm->vmcb);
3835 static void svm_set_cr3(struct kvm_vcpu *vcpu, unsigned long root)
3837 struct vcpu_svm *svm = to_svm(vcpu);
3839 svm->vmcb->save.cr3 = root;
3840 mark_dirty(svm->vmcb, VMCB_CR);
3841 svm_flush_tlb(vcpu);
3844 static void set_tdp_cr3(struct kvm_vcpu *vcpu, unsigned long root)
3846 struct vcpu_svm *svm = to_svm(vcpu);
3848 svm->vmcb->control.nested_cr3 = root;
3849 mark_dirty(svm->vmcb, VMCB_NPT);
3851 /* Also sync guest cr3 here in case we live migrate */
3852 svm->vmcb->save.cr3 = kvm_read_cr3(vcpu);
3853 mark_dirty(svm->vmcb, VMCB_CR);
3855 svm_flush_tlb(vcpu);
3858 static int is_disabled(void)
3862 rdmsrl(MSR_VM_CR, vm_cr);
3863 if (vm_cr & (1 << SVM_VM_CR_SVM_DISABLE))
3870 svm_patch_hypercall(struct kvm_vcpu *vcpu, unsigned char *hypercall)
3873 * Patch in the VMMCALL instruction:
3875 hypercall[0] = 0x0f;
3876 hypercall[1] = 0x01;
3877 hypercall[2] = 0xd9;
3880 static void svm_check_processor_compat(void *rtn)
3885 static bool svm_cpu_has_accelerated_tpr(void)
3890 static u64 svm_get_mt_mask(struct kvm_vcpu *vcpu, gfn_t gfn, bool is_mmio)
3895 static void svm_cpuid_update(struct kvm_vcpu *vcpu)
3899 static void svm_set_supported_cpuid(u32 func, struct kvm_cpuid_entry2 *entry)
3904 entry->ecx |= (1 << 2); /* Set SVM bit */
3907 entry->eax = 1; /* SVM revision 1 */
3908 entry->ebx = 8; /* Lets support 8 ASIDs in case we add proper
3909 ASID emulation to nested SVM */
3910 entry->ecx = 0; /* Reserved */
3911 entry->edx = 0; /* Per default do not support any
3912 additional features */
3914 /* Support next_rip if host supports it */
3915 if (boot_cpu_has(X86_FEATURE_NRIPS))
3916 entry->edx |= SVM_FEATURE_NRIP;
3918 /* Support NPT for the guest if enabled */
3920 entry->edx |= SVM_FEATURE_NPT;
3926 static int svm_get_lpage_level(void)
3928 return PT_PDPE_LEVEL;
3931 static bool svm_rdtscp_supported(void)
3936 static bool svm_has_wbinvd_exit(void)
3941 static void svm_fpu_deactivate(struct kvm_vcpu *vcpu)
3943 struct vcpu_svm *svm = to_svm(vcpu);
3945 set_exception_intercept(svm, NM_VECTOR);
3946 update_cr0_intercept(svm);
3949 #define PRE_EX(exit) { .exit_code = (exit), \
3950 .stage = X86_ICPT_PRE_EXCEPT, }
3951 #define POST_EX(exit) { .exit_code = (exit), \
3952 .stage = X86_ICPT_POST_EXCEPT, }
3953 #define POST_MEM(exit) { .exit_code = (exit), \
3954 .stage = X86_ICPT_POST_MEMACCESS, }
3956 static struct __x86_intercept {
3958 enum x86_intercept_stage stage;
3959 } x86_intercept_map[] = {
3960 [x86_intercept_cr_read] = POST_EX(SVM_EXIT_READ_CR0),
3961 [x86_intercept_cr_write] = POST_EX(SVM_EXIT_WRITE_CR0),
3962 [x86_intercept_clts] = POST_EX(SVM_EXIT_WRITE_CR0),
3963 [x86_intercept_lmsw] = POST_EX(SVM_EXIT_WRITE_CR0),
3964 [x86_intercept_smsw] = POST_EX(SVM_EXIT_READ_CR0),
3965 [x86_intercept_dr_read] = POST_EX(SVM_EXIT_READ_DR0),
3966 [x86_intercept_dr_write] = POST_EX(SVM_EXIT_WRITE_DR0),
3967 [x86_intercept_sldt] = POST_EX(SVM_EXIT_LDTR_READ),
3968 [x86_intercept_str] = POST_EX(SVM_EXIT_TR_READ),
3969 [x86_intercept_lldt] = POST_EX(SVM_EXIT_LDTR_WRITE),
3970 [x86_intercept_ltr] = POST_EX(SVM_EXIT_TR_WRITE),
3971 [x86_intercept_sgdt] = POST_EX(SVM_EXIT_GDTR_READ),
3972 [x86_intercept_sidt] = POST_EX(SVM_EXIT_IDTR_READ),
3973 [x86_intercept_lgdt] = POST_EX(SVM_EXIT_GDTR_WRITE),
3974 [x86_intercept_lidt] = POST_EX(SVM_EXIT_IDTR_WRITE),
3975 [x86_intercept_vmrun] = POST_EX(SVM_EXIT_VMRUN),
3976 [x86_intercept_vmmcall] = POST_EX(SVM_EXIT_VMMCALL),
3977 [x86_intercept_vmload] = POST_EX(SVM_EXIT_VMLOAD),
3978 [x86_intercept_vmsave] = POST_EX(SVM_EXIT_VMSAVE),
3979 [x86_intercept_stgi] = POST_EX(SVM_EXIT_STGI),
3980 [x86_intercept_clgi] = POST_EX(SVM_EXIT_CLGI),
3981 [x86_intercept_skinit] = POST_EX(SVM_EXIT_SKINIT),
3982 [x86_intercept_invlpga] = POST_EX(SVM_EXIT_INVLPGA),
3983 [x86_intercept_rdtscp] = POST_EX(SVM_EXIT_RDTSCP),
3984 [x86_intercept_monitor] = POST_MEM(SVM_EXIT_MONITOR),
3985 [x86_intercept_mwait] = POST_EX(SVM_EXIT_MWAIT),
3986 [x86_intercept_invlpg] = POST_EX(SVM_EXIT_INVLPG),
3987 [x86_intercept_invd] = POST_EX(SVM_EXIT_INVD),
3988 [x86_intercept_wbinvd] = POST_EX(SVM_EXIT_WBINVD),
3989 [x86_intercept_wrmsr] = POST_EX(SVM_EXIT_MSR),
3990 [x86_intercept_rdtsc] = POST_EX(SVM_EXIT_RDTSC),
3991 [x86_intercept_rdmsr] = POST_EX(SVM_EXIT_MSR),
3992 [x86_intercept_rdpmc] = POST_EX(SVM_EXIT_RDPMC),
3993 [x86_intercept_cpuid] = PRE_EX(SVM_EXIT_CPUID),
3994 [x86_intercept_rsm] = PRE_EX(SVM_EXIT_RSM),
3995 [x86_intercept_pause] = PRE_EX(SVM_EXIT_PAUSE),
3996 [x86_intercept_pushf] = PRE_EX(SVM_EXIT_PUSHF),
3997 [x86_intercept_popf] = PRE_EX(SVM_EXIT_POPF),
3998 [x86_intercept_intn] = PRE_EX(SVM_EXIT_SWINT),
3999 [x86_intercept_iret] = PRE_EX(SVM_EXIT_IRET),
4000 [x86_intercept_icebp] = PRE_EX(SVM_EXIT_ICEBP),
4001 [x86_intercept_hlt] = POST_EX(SVM_EXIT_HLT),
4002 [x86_intercept_in] = POST_EX(SVM_EXIT_IOIO),
4003 [x86_intercept_ins] = POST_EX(SVM_EXIT_IOIO),
4004 [x86_intercept_out] = POST_EX(SVM_EXIT_IOIO),
4005 [x86_intercept_outs] = POST_EX(SVM_EXIT_IOIO),
4012 static int svm_check_intercept(struct kvm_vcpu *vcpu,
4013 struct x86_instruction_info *info,
4014 enum x86_intercept_stage stage)
4016 struct vcpu_svm *svm = to_svm(vcpu);
4017 int vmexit, ret = X86EMUL_CONTINUE;
4018 struct __x86_intercept icpt_info;
4019 struct vmcb *vmcb = svm->vmcb;
4021 if (info->intercept >= ARRAY_SIZE(x86_intercept_map))
4024 icpt_info = x86_intercept_map[info->intercept];
4026 if (stage != icpt_info.stage)
4029 switch (icpt_info.exit_code) {
4030 case SVM_EXIT_READ_CR0:
4031 if (info->intercept == x86_intercept_cr_read)
4032 icpt_info.exit_code += info->modrm_reg;
4034 case SVM_EXIT_WRITE_CR0: {
4035 unsigned long cr0, val;
4038 if (info->intercept == x86_intercept_cr_write)
4039 icpt_info.exit_code += info->modrm_reg;
4041 if (icpt_info.exit_code != SVM_EXIT_WRITE_CR0)
4044 intercept = svm->nested.intercept;
4046 if (!(intercept & (1ULL << INTERCEPT_SELECTIVE_CR0)))
4049 cr0 = vcpu->arch.cr0 & ~SVM_CR0_SELECTIVE_MASK;
4050 val = info->src_val & ~SVM_CR0_SELECTIVE_MASK;
4052 if (info->intercept == x86_intercept_lmsw) {
4055 /* lmsw can't clear PE - catch this here */
4056 if (cr0 & X86_CR0_PE)
4061 icpt_info.exit_code = SVM_EXIT_CR0_SEL_WRITE;
4065 case SVM_EXIT_READ_DR0:
4066 case SVM_EXIT_WRITE_DR0:
4067 icpt_info.exit_code += info->modrm_reg;
4070 if (info->intercept == x86_intercept_wrmsr)
4071 vmcb->control.exit_info_1 = 1;
4073 vmcb->control.exit_info_1 = 0;
4075 case SVM_EXIT_PAUSE:
4077 * We get this for NOP only, but pause
4078 * is rep not, check this here
4080 if (info->rep_prefix != REPE_PREFIX)
4082 case SVM_EXIT_IOIO: {
4086 exit_info = (vcpu->arch.regs[VCPU_REGS_RDX] & 0xffff) << 16;
4088 if (info->intercept == x86_intercept_in ||
4089 info->intercept == x86_intercept_ins) {
4090 exit_info |= SVM_IOIO_TYPE_MASK;
4091 bytes = info->src_bytes;
4093 bytes = info->dst_bytes;
4096 if (info->intercept == x86_intercept_outs ||
4097 info->intercept == x86_intercept_ins)
4098 exit_info |= SVM_IOIO_STR_MASK;
4100 if (info->rep_prefix)
4101 exit_info |= SVM_IOIO_REP_MASK;
4103 bytes = min(bytes, 4u);
4105 exit_info |= bytes << SVM_IOIO_SIZE_SHIFT;
4107 exit_info |= (u32)info->ad_bytes << (SVM_IOIO_ASIZE_SHIFT - 1);
4109 vmcb->control.exit_info_1 = exit_info;
4110 vmcb->control.exit_info_2 = info->next_rip;
4118 vmcb->control.next_rip = info->next_rip;
4119 vmcb->control.exit_code = icpt_info.exit_code;
4120 vmexit = nested_svm_exit_handled(svm);
4122 ret = (vmexit == NESTED_EXIT_DONE) ? X86EMUL_INTERCEPTED
4129 static struct kvm_x86_ops svm_x86_ops = {
4130 .cpu_has_kvm_support = has_svm,
4131 .disabled_by_bios = is_disabled,
4132 .hardware_setup = svm_hardware_setup,
4133 .hardware_unsetup = svm_hardware_unsetup,
4134 .check_processor_compatibility = svm_check_processor_compat,
4135 .hardware_enable = svm_hardware_enable,
4136 .hardware_disable = svm_hardware_disable,
4137 .cpu_has_accelerated_tpr = svm_cpu_has_accelerated_tpr,
4139 .vcpu_create = svm_create_vcpu,
4140 .vcpu_free = svm_free_vcpu,
4141 .vcpu_reset = svm_vcpu_reset,
4143 .prepare_guest_switch = svm_prepare_guest_switch,
4144 .vcpu_load = svm_vcpu_load,
4145 .vcpu_put = svm_vcpu_put,
4147 .set_guest_debug = svm_guest_debug,
4148 .get_msr = svm_get_msr,
4149 .set_msr = svm_set_msr,
4150 .get_segment_base = svm_get_segment_base,
4151 .get_segment = svm_get_segment,
4152 .set_segment = svm_set_segment,
4153 .get_cpl = svm_get_cpl,
4154 .get_cs_db_l_bits = kvm_get_cs_db_l_bits,
4155 .decache_cr0_guest_bits = svm_decache_cr0_guest_bits,
4156 .decache_cr3 = svm_decache_cr3,
4157 .decache_cr4_guest_bits = svm_decache_cr4_guest_bits,
4158 .set_cr0 = svm_set_cr0,
4159 .set_cr3 = svm_set_cr3,
4160 .set_cr4 = svm_set_cr4,
4161 .set_efer = svm_set_efer,
4162 .get_idt = svm_get_idt,
4163 .set_idt = svm_set_idt,
4164 .get_gdt = svm_get_gdt,
4165 .set_gdt = svm_set_gdt,
4166 .set_dr7 = svm_set_dr7,
4167 .cache_reg = svm_cache_reg,
4168 .get_rflags = svm_get_rflags,
4169 .set_rflags = svm_set_rflags,
4170 .fpu_activate = svm_fpu_activate,
4171 .fpu_deactivate = svm_fpu_deactivate,
4173 .tlb_flush = svm_flush_tlb,
4175 .run = svm_vcpu_run,
4176 .handle_exit = handle_exit,
4177 .skip_emulated_instruction = skip_emulated_instruction,
4178 .set_interrupt_shadow = svm_set_interrupt_shadow,
4179 .get_interrupt_shadow = svm_get_interrupt_shadow,
4180 .patch_hypercall = svm_patch_hypercall,
4181 .set_irq = svm_set_irq,
4182 .set_nmi = svm_inject_nmi,
4183 .queue_exception = svm_queue_exception,
4184 .cancel_injection = svm_cancel_injection,
4185 .interrupt_allowed = svm_interrupt_allowed,
4186 .nmi_allowed = svm_nmi_allowed,
4187 .get_nmi_mask = svm_get_nmi_mask,
4188 .set_nmi_mask = svm_set_nmi_mask,
4189 .enable_nmi_window = enable_nmi_window,
4190 .enable_irq_window = enable_irq_window,
4191 .update_cr8_intercept = update_cr8_intercept,
4193 .set_tss_addr = svm_set_tss_addr,
4194 .get_tdp_level = get_npt_level,
4195 .get_mt_mask = svm_get_mt_mask,
4197 .get_exit_info = svm_get_exit_info,
4199 .get_lpage_level = svm_get_lpage_level,
4201 .cpuid_update = svm_cpuid_update,
4203 .rdtscp_supported = svm_rdtscp_supported,
4205 .set_supported_cpuid = svm_set_supported_cpuid,
4207 .has_wbinvd_exit = svm_has_wbinvd_exit,
4209 .set_tsc_khz = svm_set_tsc_khz,
4210 .write_tsc_offset = svm_write_tsc_offset,
4211 .adjust_tsc_offset = svm_adjust_tsc_offset,
4212 .compute_tsc_offset = svm_compute_tsc_offset,
4213 .read_l1_tsc = svm_read_l1_tsc,
4215 .set_tdp_cr3 = set_tdp_cr3,
4217 .check_intercept = svm_check_intercept,
4220 static int __init svm_init(void)
4222 return kvm_init(&svm_x86_ops, sizeof(struct vcpu_svm),
4223 __alignof__(struct vcpu_svm), THIS_MODULE);
4226 static void __exit svm_exit(void)
4231 module_init(svm_init)
4232 module_exit(svm_exit)