git.openpandora.org / pandora-u-boot.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 0118033) | patch
powerpc/corenet_ds: Update DDR timing for single-rank DIMMs
authorYork Sun <yorksun@freescale.com>
Fri, 26 Oct 2012 16:40:14 +0000 (16:40 +0000)
committerAndy Fleming <afleming@freescale.com>
Wed, 28 Nov 2012 00:28:06 +0000 (18:28 -0600)
commit765ad3cf4d6f60f6104289d05bfa39d562c83859
tree5483a1fbc3b8e885b3a16cf60149c888609e6ce8tree | snapshot
parent0118033b6700fc96a84a8c0593af3cbe2f10a6dccommit | diff
powerpc/corenet_ds: Update DDR timing for single-rank DIMMs

Single rank UDIMM timing has been verified with HMT325U7BFR8C-H9 for speed
800, 900, 1000, 1200, 1300MT/s.

Signed-off-by: York Sun <yorksun@freescale.com>
Signed-off-by: Andy Fleming <afleming@freescale.com>
board/freescale/corenet_ds/ddr.c diff | blob | history
Pandora U-Boot Repository