drm/i915: GEN7_MSG_CONTROL is ivb-only
authorDaniel Vetter <daniel.vetter@ffwll.ch>
Wed, 22 Jan 2014 22:39:30 +0000 (23:39 +0100)
committerDaniel Vetter <daniel.vetter@ffwll.ch>
Mon, 27 Jan 2014 16:16:47 +0000 (17:16 +0100)
commit6ba844b090b62ef4f67432d118c17ec0aa75d82d
tree2368589de0806105dc80aad45eea02acf680c04b
parentd34ff9c66d0c2b58bc5ff6c242407f32f39fcfbc
drm/i915: GEN7_MSG_CONTROL is ivb-only

At least I couldn't find it in the Haswell Bspec any more and we've
tried to test-boot a Haswell machine with num_pipes forced to 0 (i.e.
hit the PCH_NOP path) and the unclaimed register logic complained.

So restrict this dance to just ivb platforms.

v2: Art pointed out that the bits simply moved on hsw+

v3: Buy code terseneness with a notch of sublety as suggested by
Chris.

v4: Frob the right bit, spotted by Art.

Cc: Chris Wilson <chris@chris-wilson.co.uk>
Cc: Arthur Ranyan <arthur.j.runyan@intel.com>
Cc: Dave Airlie <airlied@gmail.com>
Reviewed-by: Art Runyan <arthur.j.runyan@intel.com>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
drivers/gpu/drm/i915/i915_gem.c
drivers/gpu/drm/i915/i915_reg.h