MIPS: mm: Add MIPS R6 instruction encodings
authorLeonid Yegoshin <Leonid.Yegoshin@imgtec.com>
Wed, 19 Nov 2014 09:29:42 +0000 (09:29 +0000)
committerMarkos Chandras <markos.chandras@imgtec.com>
Mon, 16 Feb 2015 14:02:50 +0000 (14:02 +0000)
MIPS R6 defines new opcodes for ll, sc, cache and pref instructions
so we need to take these into consideration in the micro-assembler.

Signed-off-by: Leonid Yegoshin <Leonid.Yegoshin@imgtec.com>
Signed-off-by: Markos Chandras <markos.chandras@imgtec.com>

No differences found