git.openpandora.org / pandora-kernel.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 260f659) | patch
[PATCH] x86_64: On Intel systems when CPU has C3 don't use TSC
authorAndi Kleen <ak@suse.de>
Sat, 29 Jul 2006 19:42:37 +0000 (21:42 +0200)
committerLinus Torvalds <torvalds@g5.osdl.org>
Sun, 30 Jul 2006 03:59:55 +0000 (20:59 -0700)
commit0e5f61b00c577da698fb00cd9c91a96b79044dfd
treede9e4c79ff38247988859e41350212b41fe882dftree | snapshot
parent260f659b232b17889e3f0c9bf411675898b222c2commit | diff
[PATCH] x86_64: On Intel systems when CPU has C3 don't use TSC

On Intel systems generally the TSC stops in C3 or deeper,
so don't use it there. Follows similar logic on i386.

This should fix problems on Meroms.

Signed-off-by: Andi Kleen <ak@suse.de>
Signed-off-by: Linus Torvalds <torvalds@osdl.org>
arch/x86_64/kernel/time.c diff | blob | history
Pandora Kernel Repository