2 * linux/arch/arm/mach-integrator/integrator_cp.c
4 * Copyright (C) 2003 Deep Blue Solutions Ltd
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License.
10 #include <linux/types.h>
11 #include <linux/kernel.h>
12 #include <linux/init.h>
13 #include <linux/list.h>
14 #include <linux/platform_device.h>
15 #include <linux/dma-mapping.h>
16 #include <linux/string.h>
17 #include <linux/sysdev.h>
18 #include <linux/amba/bus.h>
19 #include <linux/amba/kmi.h>
20 #include <linux/amba/clcd.h>
21 #include <linux/amba/mmci.h>
23 #include <linux/gfp.h>
24 #include <linux/clkdev.h>
26 #include <mach/hardware.h>
27 #include <mach/platform.h>
29 #include <asm/setup.h>
30 #include <asm/mach-types.h>
31 #include <asm/hardware/arm_timer.h>
32 #include <asm/hardware/icst.h>
37 #include <asm/mach/arch.h>
38 #include <asm/mach/flash.h>
39 #include <asm/mach/irq.h>
40 #include <asm/mach/map.h>
41 #include <asm/mach/time.h>
43 #include <asm/hardware/timer-sp.h>
45 #include <plat/clcd.h>
46 #include <plat/fpga-irq.h>
47 #include <plat/sched_clock.h>
51 #define INTCP_PA_FLASH_BASE 0x24000000
52 #define INTCP_FLASH_SIZE SZ_32M
54 #define INTCP_PA_CLCD_BASE 0xc0000000
56 #define INTCP_VA_CIC_BASE __io_address(INTEGRATOR_HDR_BASE + 0x40)
57 #define INTCP_VA_PIC_BASE __io_address(INTEGRATOR_IC_BASE)
58 #define INTCP_VA_SIC_BASE __io_address(INTEGRATOR_CP_SIC_BASE)
60 #define INTCP_ETH_SIZE 0x10
62 #define INTCP_VA_CTRL_BASE IO_ADDRESS(INTEGRATOR_CP_CTL_BASE)
63 #define INTCP_FLASHPROG 0x04
64 #define CINTEGRATOR_FLASHPROG_FLVPPEN (1 << 0)
65 #define CINTEGRATOR_FLASHPROG_FLWREN (1 << 1)
69 * f1000000 10000000 Core module registers
70 * f1100000 11000000 System controller registers
71 * f1200000 12000000 EBI registers
72 * f1300000 13000000 Counter/Timer
73 * f1400000 14000000 Interrupt controller
74 * f1600000 16000000 UART 0
75 * f1700000 17000000 UART 1
76 * f1a00000 1a000000 Debug LEDs
77 * fc900000 c9000000 GPIO
78 * fca00000 ca000000 SIC
79 * fcb00000 cb000000 CP system control
82 static struct map_desc intcp_io_desc[] __initdata = {
84 .virtual = IO_ADDRESS(INTEGRATOR_HDR_BASE),
85 .pfn = __phys_to_pfn(INTEGRATOR_HDR_BASE),
89 .virtual = IO_ADDRESS(INTEGRATOR_SC_BASE),
90 .pfn = __phys_to_pfn(INTEGRATOR_SC_BASE),
94 .virtual = IO_ADDRESS(INTEGRATOR_EBI_BASE),
95 .pfn = __phys_to_pfn(INTEGRATOR_EBI_BASE),
99 .virtual = IO_ADDRESS(INTEGRATOR_CT_BASE),
100 .pfn = __phys_to_pfn(INTEGRATOR_CT_BASE),
104 .virtual = IO_ADDRESS(INTEGRATOR_IC_BASE),
105 .pfn = __phys_to_pfn(INTEGRATOR_IC_BASE),
109 .virtual = IO_ADDRESS(INTEGRATOR_UART0_BASE),
110 .pfn = __phys_to_pfn(INTEGRATOR_UART0_BASE),
114 .virtual = IO_ADDRESS(INTEGRATOR_UART1_BASE),
115 .pfn = __phys_to_pfn(INTEGRATOR_UART1_BASE),
119 .virtual = IO_ADDRESS(INTEGRATOR_DBG_BASE),
120 .pfn = __phys_to_pfn(INTEGRATOR_DBG_BASE),
124 .virtual = IO_ADDRESS(INTEGRATOR_CP_GPIO_BASE),
125 .pfn = __phys_to_pfn(INTEGRATOR_CP_GPIO_BASE),
129 .virtual = IO_ADDRESS(INTEGRATOR_CP_SIC_BASE),
130 .pfn = __phys_to_pfn(INTEGRATOR_CP_SIC_BASE),
134 .virtual = IO_ADDRESS(INTEGRATOR_CP_CTL_BASE),
135 .pfn = __phys_to_pfn(INTEGRATOR_CP_CTL_BASE),
141 static void __init intcp_map_io(void)
143 iotable_init(intcp_io_desc, ARRAY_SIZE(intcp_io_desc));
146 static struct fpga_irq_data cic_irq_data = {
147 .base = INTCP_VA_CIC_BASE,
148 .irq_start = IRQ_CIC_START,
152 static struct fpga_irq_data pic_irq_data = {
153 .base = INTCP_VA_PIC_BASE,
154 .irq_start = IRQ_PIC_START,
158 static struct fpga_irq_data sic_irq_data = {
159 .base = INTCP_VA_SIC_BASE,
160 .irq_start = IRQ_SIC_START,
164 static void __init intcp_init_irq(void)
166 u32 pic_mask, sic_mask;
168 pic_mask = ~((~0u) << (11 - IRQ_PIC_START));
169 pic_mask |= (~((~0u) << (29 - 22))) << 22;
170 sic_mask = ~((~0u) << (1 + IRQ_SIC_END - IRQ_SIC_START));
173 * Disable all interrupt sources
175 writel(0xffffffff, INTCP_VA_PIC_BASE + IRQ_ENABLE_CLEAR);
176 writel(0xffffffff, INTCP_VA_PIC_BASE + FIQ_ENABLE_CLEAR);
177 writel(0xffffffff, INTCP_VA_CIC_BASE + IRQ_ENABLE_CLEAR);
178 writel(0xffffffff, INTCP_VA_CIC_BASE + FIQ_ENABLE_CLEAR);
179 writel(sic_mask, INTCP_VA_SIC_BASE + IRQ_ENABLE_CLEAR);
180 writel(sic_mask, INTCP_VA_SIC_BASE + FIQ_ENABLE_CLEAR);
182 fpga_irq_init(-1, pic_mask, &pic_irq_data);
184 fpga_irq_init(-1, ~((~0u) << (1 + IRQ_CIC_END - IRQ_CIC_START)),
187 fpga_irq_init(IRQ_CP_CPPLDINT, sic_mask, &sic_irq_data);
193 #define CM_LOCK (__io_address(INTEGRATOR_HDR_BASE)+INTEGRATOR_HDR_LOCK_OFFSET)
194 #define CM_AUXOSC (__io_address(INTEGRATOR_HDR_BASE)+0x1c)
196 static const struct icst_params cp_auxvco_params = {
198 .vco_max = ICST525_VCO_MAX_5V,
199 .vco_min = ICST525_VCO_MIN,
204 .s2div = icst525_s2div,
205 .idx2s = icst525_idx2s,
208 static void cp_auxvco_set(struct clk *clk, struct icst_vco vco)
212 val = readl(clk->vcoreg) & ~0x7ffff;
213 val |= vco.v | (vco.r << 9) | (vco.s << 16);
215 writel(0xa05f, CM_LOCK);
216 writel(val, clk->vcoreg);
220 static const struct clk_ops cp_auxclk_ops = {
221 .round = icst_clk_round,
223 .setvco = cp_auxvco_set,
226 static struct clk cp_auxclk = {
227 .ops = &cp_auxclk_ops,
228 .params = &cp_auxvco_params,
232 static struct clk sp804_clk = {
236 static struct clk_lookup cp_lookups[] = {
240 }, { /* SP804 timers */
249 static int intcp_flash_init(void)
253 val = readl(INTCP_VA_CTRL_BASE + INTCP_FLASHPROG);
254 val |= CINTEGRATOR_FLASHPROG_FLWREN;
255 writel(val, INTCP_VA_CTRL_BASE + INTCP_FLASHPROG);
260 static void intcp_flash_exit(void)
264 val = readl(INTCP_VA_CTRL_BASE + INTCP_FLASHPROG);
265 val &= ~(CINTEGRATOR_FLASHPROG_FLVPPEN|CINTEGRATOR_FLASHPROG_FLWREN);
266 writel(val, INTCP_VA_CTRL_BASE + INTCP_FLASHPROG);
269 static void intcp_flash_set_vpp(int on)
273 val = readl(INTCP_VA_CTRL_BASE + INTCP_FLASHPROG);
275 val |= CINTEGRATOR_FLASHPROG_FLVPPEN;
277 val &= ~CINTEGRATOR_FLASHPROG_FLVPPEN;
278 writel(val, INTCP_VA_CTRL_BASE + INTCP_FLASHPROG);
281 static struct flash_platform_data intcp_flash_data = {
282 .map_name = "cfi_probe",
284 .init = intcp_flash_init,
285 .exit = intcp_flash_exit,
286 .set_vpp = intcp_flash_set_vpp,
289 static struct resource intcp_flash_resource = {
290 .start = INTCP_PA_FLASH_BASE,
291 .end = INTCP_PA_FLASH_BASE + INTCP_FLASH_SIZE - 1,
292 .flags = IORESOURCE_MEM,
295 static struct platform_device intcp_flash_device = {
299 .platform_data = &intcp_flash_data,
302 .resource = &intcp_flash_resource,
305 static struct resource smc91x_resources[] = {
307 .start = INTEGRATOR_CP_ETH_BASE,
308 .end = INTEGRATOR_CP_ETH_BASE + INTCP_ETH_SIZE - 1,
309 .flags = IORESOURCE_MEM,
312 .start = IRQ_CP_ETHINT,
313 .end = IRQ_CP_ETHINT,
314 .flags = IORESOURCE_IRQ,
318 static struct platform_device smc91x_device = {
321 .num_resources = ARRAY_SIZE(smc91x_resources),
322 .resource = smc91x_resources,
325 static struct platform_device *intcp_devs[] __initdata = {
331 * It seems that the card insertion interrupt remains active after
332 * we've acknowledged it. We therefore ignore the interrupt, and
333 * rely on reading it from the SIC. This also means that we must
334 * clear the latched interrupt.
336 static unsigned int mmc_status(struct device *dev)
338 unsigned int status = readl(IO_ADDRESS(0xca000000 + 4));
339 writel(8, IO_ADDRESS(INTEGRATOR_CP_CTL_BASE + 8));
344 static struct mmci_platform_data mmc_data = {
345 .ocr_mask = MMC_VDD_32_33|MMC_VDD_33_34,
346 .status = mmc_status,
351 static struct amba_device mmc_device = {
353 .init_name = "mb:1c",
354 .platform_data = &mmc_data,
357 .start = INTEGRATOR_CP_MMC_BASE,
358 .end = INTEGRATOR_CP_MMC_BASE + SZ_4K - 1,
359 .flags = IORESOURCE_MEM,
361 .irq = { IRQ_CP_MMCIINT0, IRQ_CP_MMCIINT1 },
365 static struct amba_device aaci_device = {
367 .init_name = "mb:1d",
370 .start = INTEGRATOR_CP_AACI_BASE,
371 .end = INTEGRATOR_CP_AACI_BASE + SZ_4K - 1,
372 .flags = IORESOURCE_MEM,
374 .irq = { IRQ_CP_AACIINT, NO_IRQ },
383 * Ensure VGA is selected.
385 static void cp_clcd_enable(struct clcd_fb *fb)
387 struct fb_var_screeninfo *var = &fb->fb.var;
388 u32 val = CM_CTRL_STATIC1 | CM_CTRL_STATIC2;
390 if (var->bits_per_pixel <= 8 ||
391 (var->bits_per_pixel == 16 && var->green.length == 5))
392 /* Pseudocolor, RGB555, BGR555 */
393 val |= CM_CTRL_LCDMUXSEL_VGA555_TFT555;
394 else if (fb->fb.var.bits_per_pixel <= 16)
395 /* truecolor RGB565 */
396 val |= CM_CTRL_LCDMUXSEL_VGA565_TFT555;
398 val = 0; /* no idea for this, don't trust the docs */
400 cm_control(CM_CTRL_LCDMUXSEL_MASK|
406 CM_CTRL_n24BITEN, val);
409 static int cp_clcd_setup(struct clcd_fb *fb)
411 fb->panel = versatile_clcd_get_panel("VGA");
415 return versatile_clcd_setup_dma(fb, SZ_1M);
418 static struct clcd_board clcd_data = {
419 .name = "Integrator/CP",
420 .caps = CLCD_CAP_5551 | CLCD_CAP_RGB565 | CLCD_CAP_888,
421 .check = clcdfb_check,
422 .decode = clcdfb_decode,
423 .enable = cp_clcd_enable,
424 .setup = cp_clcd_setup,
425 .mmap = versatile_clcd_mmap_dma,
426 .remove = versatile_clcd_remove_dma,
429 static struct amba_device clcd_device = {
431 .init_name = "mb:c0",
432 .coherent_dma_mask = ~0,
433 .platform_data = &clcd_data,
436 .start = INTCP_PA_CLCD_BASE,
437 .end = INTCP_PA_CLCD_BASE + SZ_4K - 1,
438 .flags = IORESOURCE_MEM,
441 .irq = { IRQ_CP_CLCDCINT, NO_IRQ },
445 static struct amba_device *amba_devs[] __initdata = {
451 #define REFCOUNTER (__io_address(INTEGRATOR_HDR_BASE) + 0x28)
453 static void __init intcp_init_early(void)
455 clkdev_add_table(cp_lookups, ARRAY_SIZE(cp_lookups));
457 integrator_init_early();
459 #ifdef CONFIG_PLAT_VERSATILE_SCHED_CLOCK
460 versatile_sched_clock_init(REFCOUNTER, 24000000);
464 static void __init intcp_init(void)
468 platform_add_devices(intcp_devs, ARRAY_SIZE(intcp_devs));
470 for (i = 0; i < ARRAY_SIZE(amba_devs); i++) {
471 struct amba_device *d = amba_devs[i];
472 amba_device_register(d, &iomem_resource);
476 #define TIMER0_VA_BASE __io_address(INTEGRATOR_TIMER0_BASE)
477 #define TIMER1_VA_BASE __io_address(INTEGRATOR_TIMER1_BASE)
478 #define TIMER2_VA_BASE __io_address(INTEGRATOR_TIMER2_BASE)
480 static void __init intcp_timer_init(void)
482 writel(0, TIMER0_VA_BASE + TIMER_CTRL);
483 writel(0, TIMER1_VA_BASE + TIMER_CTRL);
484 writel(0, TIMER2_VA_BASE + TIMER_CTRL);
486 sp804_clocksource_init(TIMER2_VA_BASE, "timer2");
487 sp804_clockevents_init(TIMER1_VA_BASE, IRQ_TIMERINT1);
490 static struct sys_timer cp_timer = {
491 .init = intcp_timer_init,
494 MACHINE_START(CINTEGRATOR, "ARM-IntegratorCP")
495 /* Maintainer: ARM Ltd/Deep Blue Solutions Ltd */
496 .boot_params = 0x00000100,
497 .reserve = integrator_reserve,
498 .map_io = intcp_map_io,
499 .init_early = intcp_init_early,
500 .init_irq = intcp_init_irq,
502 .init_machine = intcp_init,