spi: dw-mid: fix FIFO size
authorAndy Shevchenko <andriy.shevchenko@linux.intel.com>
Fri, 2 Jan 2015 15:48:51 +0000 (17:48 +0200)
committerBen Hutchings <ben@decadent.org.uk>
Fri, 20 Feb 2015 00:49:33 +0000 (00:49 +0000)
commit 67bf9cda4b498b8cea4a40be67a470afe57d2e88 upstream.

The FIFO size is 40 accordingly to the specifications, but this means 0x40,
i.e. 64 bytes. This patch fixes the typo and enables FIFO size autodetection
for Intel MID devices.

Fixes: 7063c0d942a1 (spi/dw_spi: add DMA support)
Signed-off-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
Signed-off-by: Mark Brown <broonie@kernel.org>
Signed-off-by: Ben Hutchings <ben@decadent.org.uk>
drivers/spi/spi-dw-mid.c

index c0ca0ee..e6a1bd3 100644 (file)
@@ -219,7 +219,6 @@ int dw_spi_mid_init(struct dw_spi *dws)
        iounmap(clk_reg);
 
        dws->num_cs = 16;
-       dws->fifo_len = 40;     /* FIFO has 40 words buffer */
 
 #ifdef CONFIG_SPI_DW_MID_DMA
        dws->dma_priv = kzalloc(sizeof(struct mid_dma), GFP_KERNEL);