DMAENGINE: DMA40 U8500 platform configuration

[pandora-kernel.git] / arch / arm / mach-ux500 / devices-db8500.c

diff --git a/arch/arm/mach-ux500/devices-db8500.c b/arch/arm/mach-ux500/devices-db8500.c
index 2033423..8229034 100644 (file)
--- a/arch/arm/mach-ux500/devices-db8500.c
+++ b/arch/arm/mach-ux500/devices-db8500.c
@@ -12,9 +12,13 @@
 #include <linux/gpio.h>
 #include <linux/amba/bus.h>
 
+#include <plat/ste_dma40.h>
+
 #include <mach/hardware.h>
 #include <mach/setup.h>
 
+#include "ste-dma40-db8500.h"
+
 static struct nmk_gpio_platform_data u8500_gpio_data[] = {
        GPIO_DATA("GPIO-0-31", 0),
        GPIO_DATA("GPIO-32-63", 32), /* 37..63 not routed to pin */
@@ -105,3 +109,108 @@ struct platform_device u8500_i2c4_device = {
        .resource       = u8500_i2c4_resources,
        .num_resources  = ARRAY_SIZE(u8500_i2c4_resources),
 };
+
+static struct resource dma40_resources[] = {
+       [0] = {
+               .start = U8500_DMA_BASE,
+               .end = U8500_DMA_BASE + SZ_4K - 1,
+               .flags = IORESOURCE_MEM,
+               .name = "base",
+       },
+       [1] = {
+               .start = U8500_DMA_LCPA_BASE,
+               .end = U8500_DMA_LCPA_BASE + SZ_4K - 1,
+               .flags = IORESOURCE_MEM,
+               .name = "lcpa",
+       },
+       [2] = {
+               .start = U8500_DMA_LCLA_BASE,
+               .end = U8500_DMA_LCLA_BASE + 16 * 1024 - 1,
+               .flags = IORESOURCE_MEM,
+               .name = "lcla",
+       },
+       [3] = {
+               .start = IRQ_DMA,
+               .end = IRQ_DMA,
+               .flags = IORESOURCE_IRQ}
+};
+
+/* Default configuration for physcial memcpy */
+struct stedma40_chan_cfg dma40_memcpy_conf_phy = {
+       .channel_type = (STEDMA40_CHANNEL_IN_PHY_MODE |
+                        STEDMA40_LOW_PRIORITY_CHANNEL |
+                        STEDMA40_PCHAN_BASIC_MODE),
+       .dir = STEDMA40_MEM_TO_MEM,
+
+       .src_info.endianess = STEDMA40_LITTLE_ENDIAN,
+       .src_info.data_width = STEDMA40_BYTE_WIDTH,
+       .src_info.psize = STEDMA40_PSIZE_PHY_1,
+
+       .dst_info.endianess = STEDMA40_LITTLE_ENDIAN,
+       .dst_info.data_width = STEDMA40_BYTE_WIDTH,
+       .dst_info.psize = STEDMA40_PSIZE_PHY_1,
+
+};
+/* Default configuration for logical memcpy */
+struct stedma40_chan_cfg dma40_memcpy_conf_log = {
+       .channel_type = (STEDMA40_CHANNEL_IN_LOG_MODE |
+                        STEDMA40_LOW_PRIORITY_CHANNEL |
+                        STEDMA40_LCHAN_SRC_LOG_DST_LOG |
+                        STEDMA40_NO_TIM_FOR_LINK),
+       .dir = STEDMA40_MEM_TO_MEM,
+
+       .src_info.endianess = STEDMA40_LITTLE_ENDIAN,
+       .src_info.data_width = STEDMA40_BYTE_WIDTH,
+       .src_info.psize = STEDMA40_PSIZE_LOG_1,
+
+       .dst_info.endianess = STEDMA40_LITTLE_ENDIAN,
+       .dst_info.data_width = STEDMA40_BYTE_WIDTH,
+       .dst_info.psize = STEDMA40_PSIZE_LOG_1,
+
+};
+
+/*
+ * Mapping between destination event lines and physical device address.
+ * The event line is tied to a device and therefor the address is constant.
+ */
+static const dma_addr_t dma40_tx_map[STEDMA40_NR_DEV];
+
+/* Mapping between source event lines and physical device address */
+static const dma_addr_t dma40_rx_map[STEDMA40_NR_DEV];
+
+/* Reserved event lines for memcpy only */
+static int dma40_memcpy_event[] = {
+       STEDMA40_MEMCPY_TX_1,
+       STEDMA40_MEMCPY_TX_2,
+       STEDMA40_MEMCPY_TX_3,
+       STEDMA40_MEMCPY_TX_4,
+};
+
+static struct stedma40_platform_data dma40_plat_data = {
+       .dev_len = STEDMA40_NR_DEV,
+       .dev_rx = dma40_rx_map,
+       .dev_tx = dma40_tx_map,
+       .memcpy = dma40_memcpy_event,
+       .memcpy_len = ARRAY_SIZE(dma40_memcpy_event),
+       .memcpy_conf_phy = &dma40_memcpy_conf_phy,
+       .memcpy_conf_log = &dma40_memcpy_conf_log,
+       .llis_per_log = 8,
+};
+
+struct platform_device u8500_dma40_device = {
+       .dev = {
+               .platform_data = &dma40_plat_data,
+       },
+       .name = "dma40",
+       .id = 0,
+       .num_resources = ARRAY_SIZE(dma40_resources),
+       .resource = dma40_resources
+};
+
+void dma40_u8500ed_fixup(void)
+{
+       dma40_plat_data.memcpy = NULL;
+       dma40_plat_data.memcpy_len = 0;
+       dma40_resources[0].start = U8500_DMA_BASE_ED;
+       dma40_resources[0].end = U8500_DMA_BASE_ED + SZ_4K - 1;
+}