include/asm-arm/arch-ep93xx/ep93xx-regs.h

   1 /*
   2  * linux/include/asm-arm/arch-ep93xx/ep93xx-regs.h
   3  */
   4
   5 #ifndef __ASM_ARCH_EP93XX_REGS_H
   6 #define __ASM_ARCH_EP93XX_REGS_H
   7
   8 /*
   9  * EP93xx linux memory map:
  10  *
  11  * virt         phys            size
  12  * fe800000                     5M              per-platform mappings
  13  * fed00000     80800000        2M              APB
  14  * fef00000     80000000        1M              AHB
  15  */
  16
  17 #define EP93XX_AHB_PHYS_BASE            0x80000000
  18 #define EP93XX_AHB_VIRT_BASE            0xfef00000
  19 #define EP93XX_AHB_SIZE                 0x00100000
  20
  21 #define EP93XX_APB_PHYS_BASE            0x80800000
  22 #define EP93XX_APB_VIRT_BASE            0xfed00000
  23 #define EP93XX_APB_SIZE                 0x00200000
  24
  25
  26 /* AHB peripherals */
  27 #define EP93XX_DMA_BASE                 (EP93XX_AHB_VIRT_BASE + 0x00000000)
  28
  29 #define EP93XX_ETHERNET_BASE            (EP93XX_AHB_VIRT_BASE + 0x00010000)
  30 #define EP93XX_ETHERNET_PHYS_BASE       (EP93XX_AHB_PHYS_BASE + 0x00010000)
  31
  32 #define EP93XX_USB_BASE                 (EP93XX_AHB_VIRT_BASE + 0x00020000)
  33 #define EP93XX_USB_PHYS_BASE            (EP93XX_AHB_PHYS_BASE + 0x00020000)
  34
  35 #define EP93XX_RASTER_BASE              (EP93XX_AHB_VIRT_BASE + 0x00030000)
  36
  37 #define EP93XX_GRAPHICS_ACCEL_BASE      (EP93XX_AHB_VIRT_BASE + 0x00040000)
  38
  39 #define EP93XX_SDRAM_CONTROLLER_BASE    (EP93XX_AHB_VIRT_BASE + 0x00060000)
  40
  41 #define EP93XX_PCMCIA_CONTROLLER_BASE   (EP93XX_AHB_VIRT_BASE + 0x00080000)
  42
  43 #define EP93XX_BOOT_ROM_BASE            (EP93XX_AHB_VIRT_BASE + 0x00090000)
  44
  45 #define EP93XX_IDE_BASE                 (EP93XX_AHB_VIRT_BASE + 0x000a0000)
  46
  47 #define EP93XX_VIC1_BASE                (EP93XX_AHB_VIRT_BASE + 0x000b0000)
  48
  49 #define EP93XX_VIC2_BASE                (EP93XX_AHB_VIRT_BASE + 0x000c0000)
  50
  51
  52 /* APB peripherals */
  53 #define EP93XX_TIMER_BASE               (EP93XX_APB_VIRT_BASE + 0x00010000)
  54 #define EP93XX_TIMER_REG(x)             (EP93XX_TIMER_BASE + (x))
  55 #define EP93XX_TIMER1_LOAD              EP93XX_TIMER_REG(0x00)
  56 #define EP93XX_TIMER1_VALUE             EP93XX_TIMER_REG(0x04)
  57 #define EP93XX_TIMER1_CONTROL           EP93XX_TIMER_REG(0x08)
  58 #define EP93XX_TIMER1_CLEAR             EP93XX_TIMER_REG(0x0c)
  59 #define EP93XX_TIMER2_LOAD              EP93XX_TIMER_REG(0x20)
  60 #define EP93XX_TIMER2_VALUE             EP93XX_TIMER_REG(0x24)
  61 #define EP93XX_TIMER2_CONTROL           EP93XX_TIMER_REG(0x28)
  62 #define EP93XX_TIMER2_CLEAR             EP93XX_TIMER_REG(0x2c)
  63 #define EP93XX_TIMER4_VALUE_LOW         EP93XX_TIMER_REG(0x60)
  64 #define EP93XX_TIMER4_VALUE_HIGH        EP93XX_TIMER_REG(0x64)
  65 #define EP93XX_TIMER3_LOAD              EP93XX_TIMER_REG(0x80)
  66 #define EP93XX_TIMER3_VALUE             EP93XX_TIMER_REG(0x84)
  67 #define EP93XX_TIMER3_CONTROL           EP93XX_TIMER_REG(0x88)
  68 #define EP93XX_TIMER3_CLEAR             EP93XX_TIMER_REG(0x8c)
  69
  70 #define EP93XX_I2S_BASE                 (EP93XX_APB_VIRT_BASE + 0x00020000)
  71
  72 #define EP93XX_SECURITY_BASE            (EP93XX_APB_VIRT_BASE + 0x00030000)
  73
  74 #define EP93XX_GPIO_BASE                (EP93XX_APB_VIRT_BASE + 0x00040000)
  75 #define EP93XX_GPIO_REG(x)              (EP93XX_GPIO_BASE + (x))
  76 #define EP93XX_GPIO_A_INT_TYPE1         EP93XX_GPIO_REG(0x90)
  77 #define EP93XX_GPIO_A_INT_TYPE2         EP93XX_GPIO_REG(0x94)
  78 #define EP93XX_GPIO_A_INT_ACK           EP93XX_GPIO_REG(0x98)
  79 #define EP93XX_GPIO_A_INT_ENABLE        EP93XX_GPIO_REG(0x9c)
  80 #define EP93XX_GPIO_A_INT_STATUS        EP93XX_GPIO_REG(0xa0)
  81 #define EP93XX_GPIO_B_INT_TYPE1         EP93XX_GPIO_REG(0xac)
  82 #define EP93XX_GPIO_B_INT_TYPE2         EP93XX_GPIO_REG(0xb0)
  83 #define EP93XX_GPIO_B_INT_ACK           EP93XX_GPIO_REG(0xb4)
  84 #define EP93XX_GPIO_B_INT_ENABLE        EP93XX_GPIO_REG(0xb8)
  85 #define EP93XX_GPIO_B_INT_STATUS        EP93XX_GPIO_REG(0xbc)
  86
  87 #define EP93XX_AAC_BASE                 (EP93XX_APB_VIRT_BASE + 0x00080000)
  88
  89 #define EP93XX_SPI_BASE                 (EP93XX_APB_VIRT_BASE + 0x000a0000)
  90
  91 #define EP93XX_IRDA_BASE                (EP93XX_APB_VIRT_BASE + 0x000b0000)
  92
  93 #define EP93XX_UART1_BASE               (EP93XX_APB_VIRT_BASE + 0x000c0000)
  94 #define EP93XX_UART1_PHYS_BASE          (EP93XX_APB_PHYS_BASE + 0x000c0000)
  95
  96 #define EP93XX_UART2_BASE               (EP93XX_APB_VIRT_BASE + 0x000d0000)
  97 #define EP93XX_UART2_PHYS_BASE          (EP93XX_APB_PHYS_BASE + 0x000d0000)
  98
  99 #define EP93XX_UART3_BASE               (EP93XX_APB_VIRT_BASE + 0x000e0000)
 100 #define EP93XX_UART3_PHYS_BASE          (EP93XX_APB_PHYS_BASE + 0x000e0000)
 101
 102 #define EP93XX_KEY_MATRIX_BASE          (EP93XX_APB_VIRT_BASE + 0x000f0000)
 103
 104 #define EP93XX_ADC_BASE                 (EP93XX_APB_VIRT_BASE + 0x00100000)
 105 #define EP93XX_TOUCHSCREEN_BASE         (EP93XX_APB_VIRT_BASE + 0x00100000)
 106
 107 #define EP93XX_PWM_BASE                 (EP93XX_APB_VIRT_BASE + 0x00110000)
 108
 109 #define EP93XX_RTC_BASE                 (EP93XX_APB_VIRT_BASE + 0x00120000)
 110
 111 #define EP93XX_SYSCON_BASE              (EP93XX_APB_VIRT_BASE + 0x00130000)
 112 #define EP93XX_SYSCON_REG(x)            (EP93XX_SYSCON_BASE + (x))
 113 #define EP93XX_SYSCON_POWER_STATE       EP93XX_SYSCON_REG(0x00)
 114 #define EP93XX_SYSCON_CLOCK_CONTROL     EP93XX_SYSCON_REG(0x04)
 115 #define EP93XX_SYSCON_CLOCK_UARTBAUD    0x20000000
 116 #define EP93XX_SYSCON_CLOCK_USH_EN      0x10000000
 117 #define EP93XX_SYSCON_HALT              EP93XX_SYSCON_REG(0x08)
 118 #define EP93XX_SYSCON_STANDBY           EP93XX_SYSCON_REG(0x0c)
 119 #define EP93XX_SYSCON_CLOCK_SET1        EP93XX_SYSCON_REG(0x20)
 120 #define EP93XX_SYSCON_CLOCK_SET2        EP93XX_SYSCON_REG(0x24)
 121 #define EP93XX_SYSCON_DEVICE_CONFIG     EP93XX_SYSCON_REG(0x80)
 122 #define EP93XX_SYSCON_DEVICE_CONFIG_CRUNCH_ENABLE       0x00800000
 123 #define EP93XX_SYSCON_SWLOCK            EP93XX_SYSCON_REG(0xc0)
 124
 125 #define EP93XX_WATCHDOG_BASE            (EP93XX_APB_VIRT_BASE + 0x00140000)
 126
 127
 128 #endif