drivers/video/nvidia/nv_setup.c

   1  /***************************************************************************\
   2 |*                                                                           *|
   3 |*       Copyright 2003 NVIDIA, Corporation.  All rights reserved.           *|
   4 |*                                                                           *|
   5 |*     NOTICE TO USER:   The source code  is copyrighted under  U.S. and     *|
   6 |*     international laws.  Users and possessors of this source code are     *|
   7 |*     hereby granted a nonexclusive,  royalty-free copyright license to     *|
   8 |*     use this code in individual and commercial software.                  *|
   9 |*                                                                           *|
  10 |*     Any use of this source code must include,  in the user documenta-     *|
  11 |*     tion and  internal comments to the code,  notices to the end user     *|
  12 |*     as follows:                                                           *|
  13 |*                                                                           *|
  14 |*       Copyright 2003 NVIDIA, Corporation.  All rights reserved.           *|
  15 |*                                                                           *|
  16 |*     NVIDIA, CORPORATION MAKES NO REPRESENTATION ABOUT THE SUITABILITY     *|
  17 |*     OF  THIS SOURCE  CODE  FOR ANY PURPOSE.  IT IS  PROVIDED  "AS IS"     *|
  18 |*     WITHOUT EXPRESS OR IMPLIED WARRANTY OF ANY KIND.  NVIDIA, CORPOR-     *|
  19 |*     ATION DISCLAIMS ALL WARRANTIES  WITH REGARD  TO THIS SOURCE CODE,     *|
  20 |*     INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY, NONINFRINGE-     *|
  21 |*     MENT,  AND FITNESS  FOR A PARTICULAR PURPOSE.   IN NO EVENT SHALL     *|
  22 |*     NVIDIA, CORPORATION  BE LIABLE FOR ANY SPECIAL,  INDIRECT,  INCI-     *|
  23 |*     DENTAL, OR CONSEQUENTIAL DAMAGES,  OR ANY DAMAGES  WHATSOEVER RE-     *|
  24 |*     SULTING FROM LOSS OF USE,  DATA OR PROFITS,  WHETHER IN AN ACTION     *|
  25 |*     OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION,  ARISING OUT OF     *|
  26 |*     OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOURCE CODE.     *|
  27 |*                                                                           *|
  28 |*     U.S. Government  End  Users.   This source code  is a "commercial     *|
  29 |*     item,"  as that  term is  defined at  48 C.F.R. 2.101 (OCT 1995),     *|
  30 |*     consisting  of "commercial  computer  software"  and  "commercial     *|
  31 |*     computer  software  documentation,"  as such  terms  are  used in     *|
  32 |*     48 C.F.R. 12.212 (SEPT 1995)  and is provided to the U.S. Govern-     *|
  33 |*     ment only as  a commercial end item.   Consistent with  48 C.F.R.     *|
  34 |*     12.212 and  48 C.F.R. 227.7202-1 through  227.7202-4 (JUNE 1995),     *|
  35 |*     all U.S. Government End Users  acquire the source code  with only     *|
  36 |*     those rights set forth herein.                                        *|
  37 |*                                                                           *|
  38  \***************************************************************************/
  39
  40 /*
  41  * GPL Licensing Note - According to Mark Vojkovich, author of the Xorg/
  42  * XFree86 'nv' driver, this source code is provided under MIT-style licensing
  43  * where the source code is provided "as is" without warranty of any kind.
  44  * The only usage restriction is for the copyright notices to be retained
  45  * whenever code is used.
  46  *
  47  * Antonino Daplas <adaplas@pol.net> 2005-03-11
  48  */
  49
  50 #include <video/vga.h>
  51 #include <linux/delay.h>
  52 #include <linux/pci.h>
  53 #include "nv_type.h"
  54 #include "nv_local.h"
  55 #include "nv_proto.h"
  56 /*
  57  * Override VGA I/O routines.
  58  */
  59 void NVWriteCrtc(struct nvidia_par *par, u8 index, u8 value)
  60 {
  61         VGA_WR08(par->PCIO, par->IOBase + 0x04, index);
  62         VGA_WR08(par->PCIO, par->IOBase + 0x05, value);
  63 }
  64 u8 NVReadCrtc(struct nvidia_par *par, u8 index)
  65 {
  66         VGA_WR08(par->PCIO, par->IOBase + 0x04, index);
  67         return (VGA_RD08(par->PCIO, par->IOBase + 0x05));
  68 }
  69 void NVWriteGr(struct nvidia_par *par, u8 index, u8 value)
  70 {
  71         VGA_WR08(par->PVIO, VGA_GFX_I, index);
  72         VGA_WR08(par->PVIO, VGA_GFX_D, value);
  73 }
  74 u8 NVReadGr(struct nvidia_par *par, u8 index)
  75 {
  76         VGA_WR08(par->PVIO, VGA_GFX_I, index);
  77         return (VGA_RD08(par->PVIO, VGA_GFX_D));
  78 }
  79 void NVWriteSeq(struct nvidia_par *par, u8 index, u8 value)
  80 {
  81         VGA_WR08(par->PVIO, VGA_SEQ_I, index);
  82         VGA_WR08(par->PVIO, VGA_SEQ_D, value);
  83 }
  84 u8 NVReadSeq(struct nvidia_par *par, u8 index)
  85 {
  86         VGA_WR08(par->PVIO, VGA_SEQ_I, index);
  87         return (VGA_RD08(par->PVIO, VGA_SEQ_D));
  88 }
  89 void NVWriteAttr(struct nvidia_par *par, u8 index, u8 value)
  90 {
  91         volatile u8 tmp;
  92
  93         tmp = VGA_RD08(par->PCIO, par->IOBase + 0x0a);
  94         if (par->paletteEnabled)
  95                 index &= ~0x20;
  96         else
  97                 index |= 0x20;
  98         VGA_WR08(par->PCIO, VGA_ATT_IW, index);
  99         VGA_WR08(par->PCIO, VGA_ATT_W, value);
 100 }
 101 u8 NVReadAttr(struct nvidia_par *par, u8 index)
 102 {
 103         volatile u8 tmp;
 104
 105         tmp = VGA_RD08(par->PCIO, par->IOBase + 0x0a);
 106         if (par->paletteEnabled)
 107                 index &= ~0x20;
 108         else
 109                 index |= 0x20;
 110         VGA_WR08(par->PCIO, VGA_ATT_IW, index);
 111         return (VGA_RD08(par->PCIO, VGA_ATT_R));
 112 }
 113 void NVWriteMiscOut(struct nvidia_par *par, u8 value)
 114 {
 115         VGA_WR08(par->PVIO, VGA_MIS_W, value);
 116 }
 117 u8 NVReadMiscOut(struct nvidia_par *par)
 118 {
 119         return (VGA_RD08(par->PVIO, VGA_MIS_R));
 120 }
 121 #if 0
 122 void NVEnablePalette(struct nvidia_par *par)
 123 {
 124         volatile u8 tmp;
 125
 126         tmp = VGA_RD08(par->PCIO, par->IOBase + 0x0a);
 127         VGA_WR08(par->PCIO, VGA_ATT_IW, 0x00);
 128         par->paletteEnabled = 1;
 129 }
 130 void NVDisablePalette(struct nvidia_par *par)
 131 {
 132         volatile u8 tmp;
 133
 134         tmp = VGA_RD08(par->PCIO, par->IOBase + 0x0a);
 135         VGA_WR08(par->PCIO, VGA_ATT_IW, 0x20);
 136         par->paletteEnabled = 0;
 137 }
 138 #endif  /*  0  */
 139 void NVWriteDacMask(struct nvidia_par *par, u8 value)
 140 {
 141         VGA_WR08(par->PDIO, VGA_PEL_MSK, value);
 142 }
 143 #if 0
 144 u8 NVReadDacMask(struct nvidia_par *par)
 145 {
 146         return (VGA_RD08(par->PDIO, VGA_PEL_MSK));
 147 }
 148 #endif  /*  0  */
 149 void NVWriteDacReadAddr(struct nvidia_par *par, u8 value)
 150 {
 151         VGA_WR08(par->PDIO, VGA_PEL_IR, value);
 152 }
 153 void NVWriteDacWriteAddr(struct nvidia_par *par, u8 value)
 154 {
 155         VGA_WR08(par->PDIO, VGA_PEL_IW, value);
 156 }
 157 void NVWriteDacData(struct nvidia_par *par, u8 value)
 158 {
 159         VGA_WR08(par->PDIO, VGA_PEL_D, value);
 160 }
 161 u8 NVReadDacData(struct nvidia_par *par)
 162 {
 163         return (VGA_RD08(par->PDIO, VGA_PEL_D));
 164 }
 165
 166 static int NVIsConnected(struct nvidia_par *par, int output)
 167 {
 168         volatile u32 __iomem *PRAMDAC = par->PRAMDAC0;
 169         u32 reg52C, reg608;
 170         int present;
 171
 172         if (output)
 173                 PRAMDAC += 0x800;
 174
 175         reg52C = NV_RD32(PRAMDAC, 0x052C);
 176         reg608 = NV_RD32(PRAMDAC, 0x0608);
 177
 178         NV_WR32(PRAMDAC, 0x0608, reg608 & ~0x00010000);
 179
 180         NV_WR32(PRAMDAC, 0x052C, reg52C & 0x0000FEEE);
 181         msleep(1);
 182         NV_WR32(PRAMDAC, 0x052C, NV_RD32(PRAMDAC, 0x052C) | 1);
 183
 184         NV_WR32(par->PRAMDAC0, 0x0610, 0x94050140);
 185         NV_WR32(par->PRAMDAC0, 0x0608, NV_RD32(par->PRAMDAC0, 0x0608) |
 186                 0x00001000);
 187
 188         msleep(1);
 189
 190         present = (NV_RD32(PRAMDAC, 0x0608) & (1 << 28)) ? 1 : 0;
 191
 192         if (present)
 193                 printk("nvidiafb: CRTC%i analog found\n", output);
 194         else
 195                 printk("nvidiafb: CRTC%i analog not found\n", output);
 196
 197         NV_WR32(par->PRAMDAC0, 0x0608, NV_RD32(par->PRAMDAC0, 0x0608) &
 198                 0x0000EFFF);
 199
 200         NV_WR32(PRAMDAC, 0x052C, reg52C);
 201         NV_WR32(PRAMDAC, 0x0608, reg608);
 202
 203         return present;
 204 }
 205
 206 static void NVSelectHeadRegisters(struct nvidia_par *par, int head)
 207 {
 208         if (head) {
 209                 par->PCIO = par->PCIO0 + 0x2000;
 210                 par->PCRTC = par->PCRTC0 + 0x800;
 211                 par->PRAMDAC = par->PRAMDAC0 + 0x800;
 212                 par->PDIO = par->PDIO0 + 0x2000;
 213         } else {
 214                 par->PCIO = par->PCIO0;
 215                 par->PCRTC = par->PCRTC0;
 216                 par->PRAMDAC = par->PRAMDAC0;
 217                 par->PDIO = par->PDIO0;
 218         }
 219 }
 220
 221 static void nv4GetConfig(struct nvidia_par *par)
 222 {
 223         if (NV_RD32(par->PFB, 0x0000) & 0x00000100) {
 224                 par->RamAmountKBytes =
 225                     ((NV_RD32(par->PFB, 0x0000) >> 12) & 0x0F) * 1024 * 2 +
 226                     1024 * 2;
 227         } else {
 228                 switch (NV_RD32(par->PFB, 0x0000) & 0x00000003) {
 229                 case 0:
 230                         par->RamAmountKBytes = 1024 * 32;
 231                         break;
 232                 case 1:
 233                         par->RamAmountKBytes = 1024 * 4;
 234                         break;
 235                 case 2:
 236                         par->RamAmountKBytes = 1024 * 8;
 237                         break;
 238                 case 3:
 239                 default:
 240                         par->RamAmountKBytes = 1024 * 16;
 241                         break;
 242                 }
 243         }
 244         par->CrystalFreqKHz = (NV_RD32(par->PEXTDEV, 0x0000) & 0x00000040) ?
 245             14318 : 13500;
 246         par->CURSOR = &par->PRAMIN[0x1E00];
 247         par->MinVClockFreqKHz = 12000;
 248         par->MaxVClockFreqKHz = 350000;
 249 }
 250
 251 static void nv10GetConfig(struct nvidia_par *par)
 252 {
 253         struct pci_dev *dev;
 254         u32 implementation = par->Chipset & 0x0ff0;
 255
 256 #ifdef __BIG_ENDIAN
 257         /* turn on big endian register access */
 258         if (!(NV_RD32(par->PMC, 0x0004) & 0x01000001)) {
 259                 NV_WR32(par->PMC, 0x0004, 0x01000001);
 260                 mb();
 261         }
 262 #endif
 263
 264         dev = pci_find_slot(0, 1);
 265         if ((par->Chipset && 0xffff) == 0x01a0) {
 266                 int amt = 0;
 267
 268                 pci_read_config_dword(dev, 0x7c, &amt);
 269                 par->RamAmountKBytes = (((amt >> 6) & 31) + 1) * 1024;
 270         } else if ((par->Chipset & 0xffff) == 0x01f0) {
 271                 int amt = 0;
 272
 273                 pci_read_config_dword(dev, 0x84, &amt);
 274                 par->RamAmountKBytes = (((amt >> 4) & 127) + 1) * 1024;
 275         } else {
 276                 par->RamAmountKBytes =
 277                     (NV_RD32(par->PFB, 0x020C) & 0xFFF00000) >> 10;
 278         }
 279
 280         par->CrystalFreqKHz = (NV_RD32(par->PEXTDEV, 0x0000) & (1 << 6)) ?
 281             14318 : 13500;
 282
 283         if (par->twoHeads && (implementation != 0x0110)) {
 284                 if (NV_RD32(par->PEXTDEV, 0x0000) & (1 << 22))
 285                         par->CrystalFreqKHz = 27000;
 286         }
 287
 288         par->CURSOR = NULL;     /* can't set this here */
 289         par->MinVClockFreqKHz = 12000;
 290         par->MaxVClockFreqKHz = par->twoStagePLL ? 400000 : 350000;
 291 }
 292
 293 int NVCommonSetup(struct fb_info *info)
 294 {
 295         struct nvidia_par *par = info->par;
 296         struct fb_var_screeninfo *var;
 297         u16 implementation = par->Chipset & 0x0ff0;
 298         u8 *edidA = NULL, *edidB = NULL;
 299         struct fb_monspecs *monitorA, *monitorB;
 300         struct fb_monspecs *monA = NULL, *monB = NULL;
 301         int mobile = 0;
 302         int tvA = 0;
 303         int tvB = 0;
 304         int FlatPanel = -1;     /* really means the CRTC is slaved */
 305         int Television = 0;
 306         int err = 0;
 307
 308         var = kzalloc(sizeof(struct fb_var_screeninfo), GFP_KERNEL);
 309         monitorA = kzalloc(sizeof(struct fb_monspecs), GFP_KERNEL);
 310         monitorB = kzalloc(sizeof(struct fb_monspecs), GFP_KERNEL);
 311
 312         if (!var || !monitorA || !monitorB) {
 313                 err = -ENOMEM;
 314                 goto done;
 315         }
 316
 317         par->PRAMIN = par->REGS + (0x00710000 / 4);
 318         par->PCRTC0 = par->REGS + (0x00600000 / 4);
 319         par->PRAMDAC0 = par->REGS + (0x00680000 / 4);
 320         par->PFB = par->REGS + (0x00100000 / 4);
 321         par->PFIFO = par->REGS + (0x00002000 / 4);
 322         par->PGRAPH = par->REGS + (0x00400000 / 4);
 323         par->PEXTDEV = par->REGS + (0x00101000 / 4);
 324         par->PTIMER = par->REGS + (0x00009000 / 4);
 325         par->PMC = par->REGS + (0x00000000 / 4);
 326         par->FIFO = par->REGS + (0x00800000 / 4);
 327
 328         /* 8 bit registers */
 329         par->PCIO0 = (u8 __iomem *) par->REGS + 0x00601000;
 330         par->PDIO0 = (u8 __iomem *) par->REGS + 0x00681000;
 331         par->PVIO = (u8 __iomem *) par->REGS + 0x000C0000;
 332
 333         par->twoHeads = (par->Architecture >= NV_ARCH_10) &&
 334             (implementation != 0x0100) &&
 335             (implementation != 0x0150) &&
 336             (implementation != 0x01A0) && (implementation != 0x0200);
 337
 338         par->fpScaler = (par->FpScale && par->twoHeads &&
 339                          (implementation != 0x0110));
 340
 341         par->twoStagePLL = (implementation == 0x0310) ||
 342             (implementation == 0x0340) || (par->Architecture >= NV_ARCH_40);
 343
 344         par->WaitVSyncPossible = (par->Architecture >= NV_ARCH_10) &&
 345             (implementation != 0x0100);
 346
 347         par->BlendingPossible = ((par->Chipset & 0xffff) != 0x0020);
 348
 349         /* look for known laptop chips */
 350         switch (par->Chipset & 0xffff) {
 351         case 0x0112:
 352         case 0x0174:
 353         case 0x0175:
 354         case 0x0176:
 355         case 0x0177:
 356         case 0x0179:
 357         case 0x017C:
 358         case 0x017D:
 359         case 0x0186:
 360         case 0x0187:
 361         case 0x018D:
 362         case 0x0286:
 363         case 0x028C:
 364         case 0x0316:
 365         case 0x0317:
 366         case 0x031A:
 367         case 0x031B:
 368         case 0x031C:
 369         case 0x031D:
 370         case 0x031E:
 371         case 0x031F:
 372         case 0x0324:
 373         case 0x0325:
 374         case 0x0328:
 375         case 0x0329:
 376         case 0x032C:
 377         case 0x032D:
 378         case 0x0347:
 379         case 0x0348:
 380         case 0x0349:
 381         case 0x034B:
 382         case 0x034C:
 383         case 0x0160:
 384         case 0x0166:
 385         case 0x00C8:
 386         case 0x00CC:
 387         case 0x0144:
 388         case 0x0146:
 389         case 0x0147:
 390         case 0x0148:
 391         case 0x0098:
 392         case 0x0099:
 393                 mobile = 1;
 394                 break;
 395         default:
 396                 break;
 397         }
 398
 399         if (par->Architecture == NV_ARCH_04)
 400                 nv4GetConfig(par);
 401         else
 402                 nv10GetConfig(par);
 403
 404         NVSelectHeadRegisters(par, 0);
 405
 406         NVLockUnlock(par, 0);
 407
 408         par->IOBase = (NVReadMiscOut(par) & 0x01) ? 0x3d0 : 0x3b0;
 409
 410         par->Television = 0;
 411
 412         nvidia_create_i2c_busses(par);
 413         if (!par->twoHeads) {
 414                 par->CRTCnumber = 0;
 415                 if (nvidia_probe_i2c_connector(info, 1, &edidA))
 416                         nvidia_probe_of_connector(info, 1, &edidA);
 417                 if (edidA && !fb_parse_edid(edidA, var)) {
 418                         printk("nvidiafb: EDID found from BUS1\n");
 419                         monA = monitorA;
 420                         fb_edid_to_monspecs(edidA, monA);
 421                         FlatPanel = (monA->input & FB_DISP_DDI) ? 1 : 0;
 422
 423                         /* NV4 doesn't support FlatPanels */
 424                         if ((par->Chipset & 0x0fff) <= 0x0020)
 425                                 FlatPanel = 0;
 426                 } else {
 427                         VGA_WR08(par->PCIO, 0x03D4, 0x28);
 428                         if (VGA_RD08(par->PCIO, 0x03D5) & 0x80) {
 429                                 VGA_WR08(par->PCIO, 0x03D4, 0x33);
 430                                 if (!(VGA_RD08(par->PCIO, 0x03D5) & 0x01))
 431                                         Television = 1;
 432                                 FlatPanel = 1;
 433                         } else {
 434                                 FlatPanel = 0;
 435                         }
 436                         printk("nvidiafb: HW is currently programmed for %s\n",
 437                                FlatPanel ? (Television ? "TV" : "DFP") :
 438                                "CRT");
 439                 }
 440
 441                 if (par->FlatPanel == -1) {
 442                         par->FlatPanel = FlatPanel;
 443                         par->Television = Television;
 444                 } else {
 445                         printk("nvidiafb: Forcing display type to %s as "
 446                                "specified\n", par->FlatPanel ? "DFP" : "CRT");
 447                 }
 448         } else {
 449                 u8 outputAfromCRTC, outputBfromCRTC;
 450                 int CRTCnumber = -1;
 451                 u8 slaved_on_A, slaved_on_B;
 452                 int analog_on_A, analog_on_B;
 453                 u32 oldhead;
 454                 u8 cr44;
 455
 456                 if (implementation != 0x0110) {
 457                         if (NV_RD32(par->PRAMDAC0, 0x0000052C) & 0x100)
 458                                 outputAfromCRTC = 1;
 459                         else
 460                                 outputAfromCRTC = 0;
 461                         if (NV_RD32(par->PRAMDAC0, 0x0000252C) & 0x100)
 462                                 outputBfromCRTC = 1;
 463                         else
 464                                 outputBfromCRTC = 0;
 465                         analog_on_A = NVIsConnected(par, 0);
 466                         analog_on_B = NVIsConnected(par, 1);
 467                 } else {
 468                         outputAfromCRTC = 0;
 469                         outputBfromCRTC = 1;
 470                         analog_on_A = 0;
 471                         analog_on_B = 0;
 472                 }
 473
 474                 VGA_WR08(par->PCIO, 0x03D4, 0x44);
 475                 cr44 = VGA_RD08(par->PCIO, 0x03D5);
 476
 477                 VGA_WR08(par->PCIO, 0x03D5, 3);
 478                 NVSelectHeadRegisters(par, 1);
 479                 NVLockUnlock(par, 0);
 480
 481                 VGA_WR08(par->PCIO, 0x03D4, 0x28);
 482                 slaved_on_B = VGA_RD08(par->PCIO, 0x03D5) & 0x80;
 483                 if (slaved_on_B) {
 484                         VGA_WR08(par->PCIO, 0x03D4, 0x33);
 485                         tvB = !(VGA_RD08(par->PCIO, 0x03D5) & 0x01);
 486                 }
 487
 488                 VGA_WR08(par->PCIO, 0x03D4, 0x44);
 489                 VGA_WR08(par->PCIO, 0x03D5, 0);
 490                 NVSelectHeadRegisters(par, 0);
 491                 NVLockUnlock(par, 0);
 492
 493                 VGA_WR08(par->PCIO, 0x03D4, 0x28);
 494                 slaved_on_A = VGA_RD08(par->PCIO, 0x03D5) & 0x80;
 495                 if (slaved_on_A) {
 496                         VGA_WR08(par->PCIO, 0x03D4, 0x33);
 497                         tvA = !(VGA_RD08(par->PCIO, 0x03D5) & 0x01);
 498                 }
 499
 500                 oldhead = NV_RD32(par->PCRTC0, 0x00000860);
 501                 NV_WR32(par->PCRTC0, 0x00000860, oldhead | 0x00000010);
 502
 503                 if (nvidia_probe_i2c_connector(info, 1, &edidA))
 504                         nvidia_probe_of_connector(info, 1, &edidA);
 505                 if (edidA && !fb_parse_edid(edidA, var)) {
 506                         printk("nvidiafb: EDID found from BUS1\n");
 507                         monA = monitorA;
 508                         fb_edid_to_monspecs(edidA, monA);
 509                 }
 510
 511                 if (nvidia_probe_i2c_connector(info, 2, &edidB))
 512                         nvidia_probe_of_connector(info, 2, &edidB);
 513                 if (edidB && !fb_parse_edid(edidB, var)) {
 514                         printk("nvidiafb: EDID found from BUS2\n");
 515                         monB = monitorB;
 516                         fb_edid_to_monspecs(edidB, monB);
 517                 }
 518
 519                 if (slaved_on_A && !tvA) {
 520                         CRTCnumber = 0;
 521                         FlatPanel = 1;
 522                         printk("nvidiafb: CRTC 0 is currently programmed for "
 523                                "DFP\n");
 524                 } else if (slaved_on_B && !tvB) {
 525                         CRTCnumber = 1;
 526                         FlatPanel = 1;
 527                         printk("nvidiafb: CRTC 1 is currently programmed "
 528                                "for DFP\n");
 529                 } else if (analog_on_A) {
 530                         CRTCnumber = outputAfromCRTC;
 531                         FlatPanel = 0;
 532                         printk("nvidiafb: CRTC %i appears to have a "
 533                                "CRT attached\n", CRTCnumber);
 534                 } else if (analog_on_B) {
 535                         CRTCnumber = outputBfromCRTC;
 536                         FlatPanel = 0;
 537                         printk("nvidiafb: CRTC %i"
 538                                "appears to have a "
 539                                "CRT attached\n", CRTCnumber);
 540                 } else if (slaved_on_A) {
 541                         CRTCnumber = 0;
 542                         FlatPanel = 1;
 543                         Television = 1;
 544                         printk("nvidiafb: CRTC 0 is currently programmed "
 545                                "for TV\n");
 546                 } else if (slaved_on_B) {
 547                         CRTCnumber = 1;
 548                         FlatPanel = 1;
 549                         Television = 1;
 550                         printk("nvidiafb: CRTC 1 is currently programmed for "
 551                                "TV\n");
 552                 } else if (monA) {
 553                         FlatPanel = (monA->input & FB_DISP_DDI) ? 1 : 0;
 554                 } else if (monB) {
 555                         FlatPanel = (monB->input & FB_DISP_DDI) ? 1 : 0;
 556                 }
 557
 558                 if (par->FlatPanel == -1) {
 559                         if (FlatPanel != -1) {
 560                                 par->FlatPanel = FlatPanel;
 561                                 par->Television = Television;
 562                         } else {
 563                                 printk("nvidiafb: Unable to detect display "
 564                                        "type...\n");
 565                                 if (mobile) {
 566                                         printk("...On a laptop, assuming "
 567                                                "DFP\n");
 568                                         par->FlatPanel = 1;
 569                                 } else {
 570                                         printk("...Using default of CRT\n");
 571                                         par->FlatPanel = 0;
 572                                 }
 573                         }
 574                 } else {
 575                         printk("nvidiafb: Forcing display type to %s as "
 576                                "specified\n", par->FlatPanel ? "DFP" : "CRT");
 577                 }
 578
 579                 if (par->CRTCnumber == -1) {
 580                         if (CRTCnumber != -1)
 581                                 par->CRTCnumber = CRTCnumber;
 582                         else {
 583                                 printk("nvidiafb: Unable to detect which "
 584                                        "CRTCNumber...\n");
 585                                 if (par->FlatPanel)
 586                                         par->CRTCnumber = 1;
 587                                 else
 588                                         par->CRTCnumber = 0;
 589                                 printk("...Defaulting to CRTCNumber %i\n",
 590                                        par->CRTCnumber);
 591                         }
 592                 } else {
 593                         printk("nvidiafb: Forcing CRTCNumber %i as "
 594                                "specified\n", par->CRTCnumber);
 595                 }
 596
 597                 if (monA) {
 598                         if (((monA->input & FB_DISP_DDI) &&
 599                              par->FlatPanel) ||
 600                             ((!(monA->input & FB_DISP_DDI)) &&
 601                              !par->FlatPanel)) {
 602                                 if (monB) {
 603                                         fb_destroy_modedb(monB->modedb);
 604                                         monB = NULL;
 605                                 }
 606                         } else {
 607                                 fb_destroy_modedb(monA->modedb);
 608                                 monA = NULL;
 609                         }
 610                 }
 611
 612                 if (monB) {
 613                         if (((monB->input & FB_DISP_DDI) &&
 614                              !par->FlatPanel) ||
 615                             ((!(monB->input & FB_DISP_DDI)) &&
 616                              par->FlatPanel)) {
 617                                 fb_destroy_modedb(monB->modedb);
 618                                 monB = NULL;
 619                         } else
 620                                 monA = monB;
 621                 }
 622
 623                 if (implementation == 0x0110)
 624                         cr44 = par->CRTCnumber * 0x3;
 625
 626                 NV_WR32(par->PCRTC0, 0x00000860, oldhead);
 627
 628                 VGA_WR08(par->PCIO, 0x03D4, 0x44);
 629                 VGA_WR08(par->PCIO, 0x03D5, cr44);
 630                 NVSelectHeadRegisters(par, par->CRTCnumber);
 631         }
 632
 633         printk("nvidiafb: Using %s on CRTC %i\n",
 634                par->FlatPanel ? (par->Television ? "TV" : "DFP") : "CRT",
 635                par->CRTCnumber);
 636
 637         if (par->FlatPanel && !par->Television) {
 638                 par->fpWidth = NV_RD32(par->PRAMDAC, 0x0820) + 1;
 639                 par->fpHeight = NV_RD32(par->PRAMDAC, 0x0800) + 1;
 640                 par->fpSyncs = NV_RD32(par->PRAMDAC, 0x0848) & 0x30000033;
 641
 642                 printk("Panel size is %i x %i\n", par->fpWidth, par->fpHeight);
 643         }
 644
 645         if (monA)
 646                 info->monspecs = *monA;
 647
 648         kfree(edidA);
 649         kfree(edidB);
 650 done:
 651         kfree(var);
 652         kfree(monitorA);
 653         kfree(monitorB);
 654         return err;
 655 }