drivers/net/r8169.c

   1 /*
   2 =========================================================================
   3  r8169.c: A RealTek RTL-8169 Gigabit Ethernet driver for Linux kernel 2.4.x.
   4  --------------------------------------------------------------------
   5
   6  History:
   7  Feb  4 2002    - created initially by ShuChen <shuchen@realtek.com.tw>.
   8  May 20 2002    - Add link status force-mode and TBI mode support.
   9         2004    - Massive updates. See kernel SCM system for details.
  10 =========================================================================
  11   1. [DEPRECATED: use ethtool instead] The media can be forced in 5 modes.
  12          Command: 'insmod r8169 media = SET_MEDIA'
  13          Ex:      'insmod r8169 media = 0x04' will force PHY to operate in 100Mpbs Half-duplex.
  14
  15          SET_MEDIA can be:
  16                 _10_Half        = 0x01
  17                 _10_Full        = 0x02
  18                 _100_Half       = 0x04
  19                 _100_Full       = 0x08
  20                 _1000_Full      = 0x10
  21
  22   2. Support TBI mode.
  23 =========================================================================
  24 VERSION 1.1     <2002/10/4>
  25
  26         The bit4:0 of MII register 4 is called "selector field", and have to be
  27         00001b to indicate support of IEEE std 802.3 during NWay process of
  28         exchanging Link Code Word (FLP).
  29
  30 VERSION 1.2     <2002/11/30>
  31
  32         - Large style cleanup
  33         - Use ether_crc in stock kernel (linux/crc32.h)
  34         - Copy mc_filter setup code from 8139cp
  35           (includes an optimization, and avoids set_bit use)
  36
  37 VERSION 1.6LK   <2004/04/14>
  38
  39         - Merge of Realtek's version 1.6
  40         - Conversion to DMA API
  41         - Suspend/resume
  42         - Endianness
  43         - Misc Rx/Tx bugs
  44
  45 VERSION 2.2LK   <2005/01/25>
  46
  47         - RX csum, TX csum/SG, TSO
  48         - VLAN
  49         - baby (< 7200) Jumbo frames support
  50         - Merge of Realtek's version 2.2 (new phy)
  51  */
  52
  53 #include <linux/module.h>
  54 #include <linux/moduleparam.h>
  55 #include <linux/pci.h>
  56 #include <linux/netdevice.h>
  57 #include <linux/etherdevice.h>
  58 #include <linux/delay.h>
  59 #include <linux/ethtool.h>
  60 #include <linux/mii.h>
  61 #include <linux/if_vlan.h>
  62 #include <linux/crc32.h>
  63 #include <linux/in.h>
  64 #include <linux/ip.h>
  65 #include <linux/tcp.h>
  66 #include <linux/init.h>
  67 #include <linux/dma-mapping.h>
  68
  69 #include <asm/io.h>
  70 #include <asm/irq.h>
  71
  72 #ifdef CONFIG_R8169_NAPI
  73 #define NAPI_SUFFIX     "-NAPI"
  74 #else
  75 #define NAPI_SUFFIX     ""
  76 #endif
  77
  78 #define RTL8169_VERSION "2.2LK" NAPI_SUFFIX
  79 #define MODULENAME "r8169"
  80 #define PFX MODULENAME ": "
  81
  82 #ifdef RTL8169_DEBUG
  83 #define assert(expr) \
  84         if (!(expr)) {                                  \
  85                 printk( "Assertion failed! %s,%s,%s,line=%d\n", \
  86                 #expr,__FILE__,__FUNCTION__,__LINE__);          \
  87         }
  88 #define dprintk(fmt, args...)   do { printk(PFX fmt, ## args); } while (0)
  89 #else
  90 #define assert(expr) do {} while (0)
  91 #define dprintk(fmt, args...)   do {} while (0)
  92 #endif /* RTL8169_DEBUG */
  93
  94 #define R8169_MSG_DEFAULT \
  95         (NETIF_MSG_DRV | NETIF_MSG_PROBE | NETIF_MSG_IFUP | NETIF_MSG_IFDOWN)
  96
  97 #define TX_BUFFS_AVAIL(tp) \
  98         (tp->dirty_tx + NUM_TX_DESC - tp->cur_tx - 1)
  99
 100 #ifdef CONFIG_R8169_NAPI
 101 #define rtl8169_rx_skb                  netif_receive_skb
 102 #define rtl8169_rx_hwaccel_skb          vlan_hwaccel_receive_skb
 103 #define rtl8169_rx_quota(count, quota)  min(count, quota)
 104 #else
 105 #define rtl8169_rx_skb                  netif_rx
 106 #define rtl8169_rx_hwaccel_skb          vlan_hwaccel_rx
 107 #define rtl8169_rx_quota(count, quota)  count
 108 #endif
 109
 110 /* media options */
 111 #define MAX_UNITS 8
 112 static int media[MAX_UNITS] = { -1, -1, -1, -1, -1, -1, -1, -1 };
 113 static int num_media = 0;
 114
 115 /* Maximum events (Rx packets, etc.) to handle at each interrupt. */
 116 static const int max_interrupt_work = 20;
 117
 118 /* Maximum number of multicast addresses to filter (vs. Rx-all-multicast).
 119    The RTL chips use a 64 element hash table based on the Ethernet CRC. */
 120 static const int multicast_filter_limit = 32;
 121
 122 /* MAC address length */
 123 #define MAC_ADDR_LEN    6
 124
 125 #define RX_FIFO_THRESH  7       /* 7 means NO threshold, Rx buffer level before first PCI xfer. */
 126 #define RX_DMA_BURST    6       /* Maximum PCI burst, '6' is 1024 */
 127 #define TX_DMA_BURST    6       /* Maximum PCI burst, '6' is 1024 */
 128 #define EarlyTxThld     0x3F    /* 0x3F means NO early transmit */
 129 #define RxPacketMaxSize 0x3FE8  /* 16K - 1 - ETH_HLEN - VLAN - CRC... */
 130 #define SafeMtu         0x1c20  /* ... actually life sucks beyond ~7k */
 131 #define InterFrameGap   0x03    /* 3 means InterFrameGap = the shortest one */
 132
 133 #define R8169_REGS_SIZE         256
 134 #define R8169_NAPI_WEIGHT       64
 135 #define NUM_TX_DESC     64      /* Number of Tx descriptor registers */
 136 #define NUM_RX_DESC     256     /* Number of Rx descriptor registers */
 137 #define RX_BUF_SIZE     1536    /* Rx Buffer size */
 138 #define R8169_TX_RING_BYTES     (NUM_TX_DESC * sizeof(struct TxDesc))
 139 #define R8169_RX_RING_BYTES     (NUM_RX_DESC * sizeof(struct RxDesc))
 140
 141 #define RTL8169_TX_TIMEOUT      (6*HZ)
 142 #define RTL8169_PHY_TIMEOUT     (10*HZ)
 143
 144 /* write/read MMIO register */
 145 #define RTL_W8(reg, val8)       writeb ((val8), ioaddr + (reg))
 146 #define RTL_W16(reg, val16)     writew ((val16), ioaddr + (reg))
 147 #define RTL_W32(reg, val32)     writel ((val32), ioaddr + (reg))
 148 #define RTL_R8(reg)             readb (ioaddr + (reg))
 149 #define RTL_R16(reg)            readw (ioaddr + (reg))
 150 #define RTL_R32(reg)            ((unsigned long) readl (ioaddr + (reg)))
 151
 152 enum mac_version {
 153         RTL_GIGA_MAC_VER_01 = 0x00,
 154         RTL_GIGA_MAC_VER_02 = 0x01,
 155         RTL_GIGA_MAC_VER_03 = 0x02,
 156         RTL_GIGA_MAC_VER_04 = 0x03,
 157         RTL_GIGA_MAC_VER_05 = 0x04,
 158         RTL_GIGA_MAC_VER_11 = 0x0b,
 159         RTL_GIGA_MAC_VER_12 = 0x0c,
 160         RTL_GIGA_MAC_VER_13 = 0x0d,
 161         RTL_GIGA_MAC_VER_14 = 0x0e,
 162         RTL_GIGA_MAC_VER_15 = 0x0f
 163 };
 164
 165 enum phy_version {
 166         RTL_GIGA_PHY_VER_C = 0x03, /* PHY Reg 0x03 bit0-3 == 0x0000 */
 167         RTL_GIGA_PHY_VER_D = 0x04, /* PHY Reg 0x03 bit0-3 == 0x0000 */
 168         RTL_GIGA_PHY_VER_E = 0x05, /* PHY Reg 0x03 bit0-3 == 0x0000 */
 169         RTL_GIGA_PHY_VER_F = 0x06, /* PHY Reg 0x03 bit0-3 == 0x0001 */
 170         RTL_GIGA_PHY_VER_G = 0x07, /* PHY Reg 0x03 bit0-3 == 0x0002 */
 171         RTL_GIGA_PHY_VER_H = 0x08, /* PHY Reg 0x03 bit0-3 == 0x0003 */
 172 };
 173
 174 #define _R(NAME,MAC,MASK) \
 175         { .name = NAME, .mac_version = MAC, .RxConfigMask = MASK }
 176
 177 static const struct {
 178         const char *name;
 179         u8 mac_version;
 180         u32 RxConfigMask;       /* Clears the bits supported by this chip */
 181 } rtl_chip_info[] = {
 182         _R("RTL8169",           RTL_GIGA_MAC_VER_01, 0xff7e1880),
 183         _R("RTL8169s/8110s",    RTL_GIGA_MAC_VER_02, 0xff7e1880),
 184         _R("RTL8169s/8110s",    RTL_GIGA_MAC_VER_03, 0xff7e1880),
 185         _R("RTL8169sb/8110sb",  RTL_GIGA_MAC_VER_04, 0xff7e1880),
 186         _R("RTL8169sc/8110sc",  RTL_GIGA_MAC_VER_05, 0xff7e1880),
 187         _R("RTL8168b/8111b",    RTL_GIGA_MAC_VER_11, 0xff7e1880), // PCI-E
 188         _R("RTL8168b/8111b",    RTL_GIGA_MAC_VER_12, 0xff7e1880), // PCI-E
 189         _R("RTL8101e",          RTL_GIGA_MAC_VER_13, 0xff7e1880), // PCI-E 8139
 190         _R("RTL8100e",          RTL_GIGA_MAC_VER_14, 0xff7e1880), // PCI-E 8139
 191         _R("RTL8100e",          RTL_GIGA_MAC_VER_15, 0xff7e1880)  // PCI-E 8139
 192 };
 193 #undef _R
 194
 195 enum cfg_version {
 196         RTL_CFG_0 = 0x00,
 197         RTL_CFG_1,
 198         RTL_CFG_2
 199 };
 200
 201 static const struct {
 202         unsigned int region;
 203         unsigned int align;
 204 } rtl_cfg_info[] = {
 205         [RTL_CFG_0] = { 1, NET_IP_ALIGN },
 206         [RTL_CFG_1] = { 2, NET_IP_ALIGN },
 207         [RTL_CFG_2] = { 2, 8 }
 208 };
 209
 210 static struct pci_device_id rtl8169_pci_tbl[] = {
 211         { PCI_DEVICE(PCI_VENDOR_ID_REALTEK,     0x8129), 0, 0, RTL_CFG_0 },
 212         { PCI_DEVICE(PCI_VENDOR_ID_REALTEK,     0x8136), 0, 0, RTL_CFG_2 },
 213         { PCI_DEVICE(PCI_VENDOR_ID_REALTEK,     0x8167), 0, 0, RTL_CFG_0 },
 214         { PCI_DEVICE(PCI_VENDOR_ID_REALTEK,     0x8168), 0, 0, RTL_CFG_2 },
 215         { PCI_DEVICE(PCI_VENDOR_ID_REALTEK,     0x8169), 0, 0, RTL_CFG_0 },
 216         { PCI_DEVICE(PCI_VENDOR_ID_DLINK,       0x4300), 0, 0, RTL_CFG_0 },
 217         { PCI_DEVICE(0x1259,                    0xc107), 0, 0, RTL_CFG_0 },
 218         { PCI_DEVICE(0x16ec,                    0x0116), 0, 0, RTL_CFG_0 },
 219         { PCI_VENDOR_ID_LINKSYS,                0x1032,
 220                 PCI_ANY_ID, 0x0024, 0, 0, RTL_CFG_0 },
 221         {0,},
 222 };
 223
 224 MODULE_DEVICE_TABLE(pci, rtl8169_pci_tbl);
 225
 226 static int rx_copybreak = 200;
 227 static int use_dac;
 228 static struct {
 229         u32 msg_enable;
 230 } debug = { -1 };
 231
 232 enum RTL8169_registers {
 233         MAC0 = 0,               /* Ethernet hardware address. */
 234         MAR0 = 8,               /* Multicast filter. */
 235         CounterAddrLow = 0x10,
 236         CounterAddrHigh = 0x14,
 237         TxDescStartAddrLow = 0x20,
 238         TxDescStartAddrHigh = 0x24,
 239         TxHDescStartAddrLow = 0x28,
 240         TxHDescStartAddrHigh = 0x2c,
 241         FLASH = 0x30,
 242         ERSR = 0x36,
 243         ChipCmd = 0x37,
 244         TxPoll = 0x38,
 245         IntrMask = 0x3C,
 246         IntrStatus = 0x3E,
 247         TxConfig = 0x40,
 248         RxConfig = 0x44,
 249         RxMissed = 0x4C,
 250         Cfg9346 = 0x50,
 251         Config0 = 0x51,
 252         Config1 = 0x52,
 253         Config2 = 0x53,
 254         Config3 = 0x54,
 255         Config4 = 0x55,
 256         Config5 = 0x56,
 257         MultiIntr = 0x5C,
 258         PHYAR = 0x60,
 259         TBICSR = 0x64,
 260         TBI_ANAR = 0x68,
 261         TBI_LPAR = 0x6A,
 262         PHYstatus = 0x6C,
 263         RxMaxSize = 0xDA,
 264         CPlusCmd = 0xE0,
 265         IntrMitigate = 0xE2,
 266         RxDescAddrLow = 0xE4,
 267         RxDescAddrHigh = 0xE8,
 268         EarlyTxThres = 0xEC,
 269         FuncEvent = 0xF0,
 270         FuncEventMask = 0xF4,
 271         FuncPresetState = 0xF8,
 272         FuncForceEvent = 0xFC,
 273 };
 274
 275 enum RTL8169_register_content {
 276         /* InterruptStatusBits */
 277         SYSErr = 0x8000,
 278         PCSTimeout = 0x4000,
 279         SWInt = 0x0100,
 280         TxDescUnavail = 0x80,
 281         RxFIFOOver = 0x40,
 282         LinkChg = 0x20,
 283         RxOverflow = 0x10,
 284         TxErr = 0x08,
 285         TxOK = 0x04,
 286         RxErr = 0x02,
 287         RxOK = 0x01,
 288
 289         /* RxStatusDesc */
 290         RxFOVF  = (1 << 23),
 291         RxRWT   = (1 << 22),
 292         RxRES   = (1 << 21),
 293         RxRUNT  = (1 << 20),
 294         RxCRC   = (1 << 19),
 295
 296         /* ChipCmdBits */
 297         CmdReset = 0x10,
 298         CmdRxEnb = 0x08,
 299         CmdTxEnb = 0x04,
 300         RxBufEmpty = 0x01,
 301
 302         /* Cfg9346Bits */
 303         Cfg9346_Lock = 0x00,
 304         Cfg9346_Unlock = 0xC0,
 305
 306         /* rx_mode_bits */
 307         AcceptErr = 0x20,
 308         AcceptRunt = 0x10,
 309         AcceptBroadcast = 0x08,
 310         AcceptMulticast = 0x04,
 311         AcceptMyPhys = 0x02,
 312         AcceptAllPhys = 0x01,
 313
 314         /* RxConfigBits */
 315         RxCfgFIFOShift = 13,
 316         RxCfgDMAShift = 8,
 317
 318         /* TxConfigBits */
 319         TxInterFrameGapShift = 24,
 320         TxDMAShift = 8, /* DMA burst value (0-7) is shift this many bits */
 321
 322         /* Config1 register p.24 */
 323         PMEnable        = (1 << 0),     /* Power Management Enable */
 324
 325         /* Config3 register p.25 */
 326         MagicPacket     = (1 << 5),     /* Wake up when receives a Magic Packet */
 327         LinkUp          = (1 << 4),     /* Wake up when the cable connection is re-established */
 328
 329         /* Config5 register p.27 */
 330         BWF             = (1 << 6),     /* Accept Broadcast wakeup frame */
 331         MWF             = (1 << 5),     /* Accept Multicast wakeup frame */
 332         UWF             = (1 << 4),     /* Accept Unicast wakeup frame */
 333         LanWake         = (1 << 1),     /* LanWake enable/disable */
 334         PMEStatus       = (1 << 0),     /* PME status can be reset by PCI RST# */
 335
 336         /* TBICSR p.28 */
 337         TBIReset        = 0x80000000,
 338         TBILoopback     = 0x40000000,
 339         TBINwEnable     = 0x20000000,
 340         TBINwRestart    = 0x10000000,
 341         TBILinkOk       = 0x02000000,
 342         TBINwComplete   = 0x01000000,
 343
 344         /* CPlusCmd p.31 */
 345         RxVlan          = (1 << 6),
 346         RxChkSum        = (1 << 5),
 347         PCIDAC          = (1 << 4),
 348         PCIMulRW        = (1 << 3),
 349
 350         /* rtl8169_PHYstatus */
 351         TBI_Enable = 0x80,
 352         TxFlowCtrl = 0x40,
 353         RxFlowCtrl = 0x20,
 354         _1000bpsF = 0x10,
 355         _100bps = 0x08,
 356         _10bps = 0x04,
 357         LinkStatus = 0x02,
 358         FullDup = 0x01,
 359
 360         /* _MediaType */
 361         _10_Half = 0x01,
 362         _10_Full = 0x02,
 363         _100_Half = 0x04,
 364         _100_Full = 0x08,
 365         _1000_Full = 0x10,
 366
 367         /* _TBICSRBit */
 368         TBILinkOK = 0x02000000,
 369
 370         /* DumpCounterCommand */
 371         CounterDump = 0x8,
 372 };
 373
 374 enum _DescStatusBit {
 375         DescOwn         = (1 << 31), /* Descriptor is owned by NIC */
 376         RingEnd         = (1 << 30), /* End of descriptor ring */
 377         FirstFrag       = (1 << 29), /* First segment of a packet */
 378         LastFrag        = (1 << 28), /* Final segment of a packet */
 379
 380         /* Tx private */
 381         LargeSend       = (1 << 27), /* TCP Large Send Offload (TSO) */
 382         MSSShift        = 16,        /* MSS value position */
 383         MSSMask         = 0xfff,     /* MSS value + LargeSend bit: 12 bits */
 384         IPCS            = (1 << 18), /* Calculate IP checksum */
 385         UDPCS           = (1 << 17), /* Calculate UDP/IP checksum */
 386         TCPCS           = (1 << 16), /* Calculate TCP/IP checksum */
 387         TxVlanTag       = (1 << 17), /* Add VLAN tag */
 388
 389         /* Rx private */
 390         PID1            = (1 << 18), /* Protocol ID bit 1/2 */
 391         PID0            = (1 << 17), /* Protocol ID bit 2/2 */
 392
 393 #define RxProtoUDP      (PID1)
 394 #define RxProtoTCP      (PID0)
 395 #define RxProtoIP       (PID1 | PID0)
 396 #define RxProtoMask     RxProtoIP
 397
 398         IPFail          = (1 << 16), /* IP checksum failed */
 399         UDPFail         = (1 << 15), /* UDP/IP checksum failed */
 400         TCPFail         = (1 << 14), /* TCP/IP checksum failed */
 401         RxVlanTag       = (1 << 16), /* VLAN tag available */
 402 };
 403
 404 #define RsvdMask        0x3fffc000
 405
 406 struct TxDesc {
 407         u32 opts1;
 408         u32 opts2;
 409         u64 addr;
 410 };
 411
 412 struct RxDesc {
 413         u32 opts1;
 414         u32 opts2;
 415         u64 addr;
 416 };
 417
 418 struct ring_info {
 419         struct sk_buff  *skb;
 420         u32             len;
 421         u8              __pad[sizeof(void *) - sizeof(u32)];
 422 };
 423
 424 struct rtl8169_private {
 425         void __iomem *mmio_addr;        /* memory map physical address */
 426         struct pci_dev *pci_dev;        /* Index of PCI device */
 427         struct net_device *dev;
 428         struct net_device_stats stats;  /* statistics of net device */
 429         spinlock_t lock;                /* spin lock flag */
 430         u32 msg_enable;
 431         int chipset;
 432         int mac_version;
 433         int phy_version;
 434         u32 cur_rx; /* Index into the Rx descriptor buffer of next Rx pkt. */
 435         u32 cur_tx; /* Index into the Tx descriptor buffer of next Rx pkt. */
 436         u32 dirty_rx;
 437         u32 dirty_tx;
 438         struct TxDesc *TxDescArray;     /* 256-aligned Tx descriptor ring */
 439         struct RxDesc *RxDescArray;     /* 256-aligned Rx descriptor ring */
 440         dma_addr_t TxPhyAddr;
 441         dma_addr_t RxPhyAddr;
 442         struct sk_buff *Rx_skbuff[NUM_RX_DESC]; /* Rx data buffers */
 443         struct ring_info tx_skb[NUM_TX_DESC];   /* Tx data buffers */
 444         unsigned align;
 445         unsigned rx_buf_sz;
 446         struct timer_list timer;
 447         u16 cp_cmd;
 448         u16 intr_mask;
 449         int phy_auto_nego_reg;
 450         int phy_1000_ctrl_reg;
 451 #ifdef CONFIG_R8169_VLAN
 452         struct vlan_group *vlgrp;
 453 #endif
 454         int (*set_speed)(struct net_device *, u8 autoneg, u16 speed, u8 duplex);
 455         void (*get_settings)(struct net_device *, struct ethtool_cmd *);
 456         void (*phy_reset_enable)(void __iomem *);
 457         unsigned int (*phy_reset_pending)(void __iomem *);
 458         unsigned int (*link_ok)(void __iomem *);
 459         struct delayed_work task;
 460         unsigned wol_enabled : 1;
 461 };
 462
 463 MODULE_AUTHOR("Realtek and the Linux r8169 crew <netdev@vger.kernel.org>");
 464 MODULE_DESCRIPTION("RealTek RTL-8169 Gigabit Ethernet driver");
 465 module_param_array(media, int, &num_media, 0);
 466 MODULE_PARM_DESC(media, "force phy operation. Deprecated by ethtool (8).");
 467 module_param(rx_copybreak, int, 0);
 468 MODULE_PARM_DESC(rx_copybreak, "Copy breakpoint for copy-only-tiny-frames");
 469 module_param(use_dac, int, 0);
 470 MODULE_PARM_DESC(use_dac, "Enable PCI DAC. Unsafe on 32 bit PCI slot.");
 471 module_param_named(debug, debug.msg_enable, int, 0);
 472 MODULE_PARM_DESC(debug, "Debug verbosity level (0=none, ..., 16=all)");
 473 MODULE_LICENSE("GPL");
 474 MODULE_VERSION(RTL8169_VERSION);
 475
 476 static int rtl8169_open(struct net_device *dev);
 477 static int rtl8169_start_xmit(struct sk_buff *skb, struct net_device *dev);
 478 static irqreturn_t rtl8169_interrupt(int irq, void *dev_instance);
 479 static int rtl8169_init_ring(struct net_device *dev);
 480 static void rtl8169_hw_start(struct net_device *dev);
 481 static int rtl8169_close(struct net_device *dev);
 482 static void rtl8169_set_rx_mode(struct net_device *dev);
 483 static void rtl8169_tx_timeout(struct net_device *dev);
 484 static struct net_device_stats *rtl8169_get_stats(struct net_device *dev);
 485 static int rtl8169_rx_interrupt(struct net_device *, struct rtl8169_private *,
 486                                 void __iomem *);
 487 static int rtl8169_change_mtu(struct net_device *dev, int new_mtu);
 488 static void rtl8169_down(struct net_device *dev);
 489
 490 #ifdef CONFIG_R8169_NAPI
 491 static int rtl8169_poll(struct net_device *dev, int *budget);
 492 #endif
 493
 494 static const u16 rtl8169_intr_mask =
 495         SYSErr | LinkChg | RxOverflow | RxFIFOOver | TxErr | TxOK | RxErr | RxOK;
 496 static const u16 rtl8169_napi_event =
 497         RxOK | RxOverflow | RxFIFOOver | TxOK | TxErr;
 498 static const unsigned int rtl8169_rx_config =
 499         (RX_FIFO_THRESH << RxCfgFIFOShift) | (RX_DMA_BURST << RxCfgDMAShift);
 500
 501 static void mdio_write(void __iomem *ioaddr, int RegAddr, int value)
 502 {
 503         int i;
 504
 505         RTL_W32(PHYAR, 0x80000000 | (RegAddr & 0xFF) << 16 | value);
 506
 507         for (i = 20; i > 0; i--) {
 508                 /* Check if the RTL8169 has completed writing to the specified MII register */
 509                 if (!(RTL_R32(PHYAR) & 0x80000000))
 510                         break;
 511                 udelay(25);
 512         }
 513 }
 514
 515 static int mdio_read(void __iomem *ioaddr, int RegAddr)
 516 {
 517         int i, value = -1;
 518
 519         RTL_W32(PHYAR, 0x0 | (RegAddr & 0xFF) << 16);
 520
 521         for (i = 20; i > 0; i--) {
 522                 /* Check if the RTL8169 has completed retrieving data from the specified MII register */
 523                 if (RTL_R32(PHYAR) & 0x80000000) {
 524                         value = (int) (RTL_R32(PHYAR) & 0xFFFF);
 525                         break;
 526                 }
 527                 udelay(25);
 528         }
 529         return value;
 530 }
 531
 532 static void rtl8169_irq_mask_and_ack(void __iomem *ioaddr)
 533 {
 534         RTL_W16(IntrMask, 0x0000);
 535
 536         RTL_W16(IntrStatus, 0xffff);
 537 }
 538
 539 static void rtl8169_asic_down(void __iomem *ioaddr)
 540 {
 541         RTL_W8(ChipCmd, 0x00);
 542         rtl8169_irq_mask_and_ack(ioaddr);
 543         RTL_R16(CPlusCmd);
 544 }
 545
 546 static unsigned int rtl8169_tbi_reset_pending(void __iomem *ioaddr)
 547 {
 548         return RTL_R32(TBICSR) & TBIReset;
 549 }
 550
 551 static unsigned int rtl8169_xmii_reset_pending(void __iomem *ioaddr)
 552 {
 553         return mdio_read(ioaddr, MII_BMCR) & BMCR_RESET;
 554 }
 555
 556 static unsigned int rtl8169_tbi_link_ok(void __iomem *ioaddr)
 557 {
 558         return RTL_R32(TBICSR) & TBILinkOk;
 559 }
 560
 561 static unsigned int rtl8169_xmii_link_ok(void __iomem *ioaddr)
 562 {
 563         return RTL_R8(PHYstatus) & LinkStatus;
 564 }
 565
 566 static void rtl8169_tbi_reset_enable(void __iomem *ioaddr)
 567 {
 568         RTL_W32(TBICSR, RTL_R32(TBICSR) | TBIReset);
 569 }
 570
 571 static void rtl8169_xmii_reset_enable(void __iomem *ioaddr)
 572 {
 573         unsigned int val;
 574
 575         mdio_write(ioaddr, MII_BMCR, BMCR_RESET);
 576         val = mdio_read(ioaddr, MII_BMCR);
 577 }
 578
 579 static void rtl8169_check_link_status(struct net_device *dev,
 580                                       struct rtl8169_private *tp, void __iomem *ioaddr)
 581 {
 582         unsigned long flags;
 583
 584         spin_lock_irqsave(&tp->lock, flags);
 585         if (tp->link_ok(ioaddr)) {
 586                 netif_carrier_on(dev);
 587                 if (netif_msg_ifup(tp))
 588                         printk(KERN_INFO PFX "%s: link up\n", dev->name);
 589         } else {
 590                 if (netif_msg_ifdown(tp))
 591                         printk(KERN_INFO PFX "%s: link down\n", dev->name);
 592                 netif_carrier_off(dev);
 593         }
 594         spin_unlock_irqrestore(&tp->lock, flags);
 595 }
 596
 597 static void rtl8169_link_option(int idx, u8 *autoneg, u16 *speed, u8 *duplex)
 598 {
 599         struct {
 600                 u16 speed;
 601                 u8 duplex;
 602                 u8 autoneg;
 603                 u8 media;
 604         } link_settings[] = {
 605                 { SPEED_10,     DUPLEX_HALF, AUTONEG_DISABLE,   _10_Half },
 606                 { SPEED_10,     DUPLEX_FULL, AUTONEG_DISABLE,   _10_Full },
 607                 { SPEED_100,    DUPLEX_HALF, AUTONEG_DISABLE,   _100_Half },
 608                 { SPEED_100,    DUPLEX_FULL, AUTONEG_DISABLE,   _100_Full },
 609                 { SPEED_1000,   DUPLEX_FULL, AUTONEG_DISABLE,   _1000_Full },
 610                 /* Make TBI happy */
 611                 { SPEED_1000,   DUPLEX_FULL, AUTONEG_ENABLE,    0xff }
 612         }, *p;
 613         unsigned char option;
 614
 615         option = ((idx < MAX_UNITS) && (idx >= 0)) ? media[idx] : 0xff;
 616
 617         if ((option != 0xff) && !idx && netif_msg_drv(&debug))
 618                 printk(KERN_WARNING PFX "media option is deprecated.\n");
 619
 620         for (p = link_settings; p->media != 0xff; p++) {
 621                 if (p->media == option)
 622                         break;
 623         }
 624         *autoneg = p->autoneg;
 625         *speed = p->speed;
 626         *duplex = p->duplex;
 627 }
 628
 629 static void rtl8169_get_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
 630 {
 631         struct rtl8169_private *tp = netdev_priv(dev);
 632         void __iomem *ioaddr = tp->mmio_addr;
 633         u8 options;
 634
 635         wol->wolopts = 0;
 636
 637 #define WAKE_ANY (WAKE_PHY | WAKE_MAGIC | WAKE_UCAST | WAKE_BCAST | WAKE_MCAST)
 638         wol->supported = WAKE_ANY;
 639
 640         spin_lock_irq(&tp->lock);
 641
 642         options = RTL_R8(Config1);
 643         if (!(options & PMEnable))
 644                 goto out_unlock;
 645
 646         options = RTL_R8(Config3);
 647         if (options & LinkUp)
 648                 wol->wolopts |= WAKE_PHY;
 649         if (options & MagicPacket)
 650                 wol->wolopts |= WAKE_MAGIC;
 651
 652         options = RTL_R8(Config5);
 653         if (options & UWF)
 654                 wol->wolopts |= WAKE_UCAST;
 655         if (options & BWF)
 656                 wol->wolopts |= WAKE_BCAST;
 657         if (options & MWF)
 658                 wol->wolopts |= WAKE_MCAST;
 659
 660 out_unlock:
 661         spin_unlock_irq(&tp->lock);
 662 }
 663
 664 static int rtl8169_set_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
 665 {
 666         struct rtl8169_private *tp = netdev_priv(dev);
 667         void __iomem *ioaddr = tp->mmio_addr;
 668         int i;
 669         static struct {
 670                 u32 opt;
 671                 u16 reg;
 672                 u8  mask;
 673         } cfg[] = {
 674                 { WAKE_ANY,   Config1, PMEnable },
 675                 { WAKE_PHY,   Config3, LinkUp },
 676                 { WAKE_MAGIC, Config3, MagicPacket },
 677                 { WAKE_UCAST, Config5, UWF },
 678                 { WAKE_BCAST, Config5, BWF },
 679                 { WAKE_MCAST, Config5, MWF },
 680                 { WAKE_ANY,   Config5, LanWake }
 681         };
 682
 683         spin_lock_irq(&tp->lock);
 684
 685         RTL_W8(Cfg9346, Cfg9346_Unlock);
 686
 687         for (i = 0; i < ARRAY_SIZE(cfg); i++) {
 688                 u8 options = RTL_R8(cfg[i].reg) & ~cfg[i].mask;
 689                 if (wol->wolopts & cfg[i].opt)
 690                         options |= cfg[i].mask;
 691                 RTL_W8(cfg[i].reg, options);
 692         }
 693
 694         RTL_W8(Cfg9346, Cfg9346_Lock);
 695
 696         tp->wol_enabled = (wol->wolopts) ? 1 : 0;
 697
 698         spin_unlock_irq(&tp->lock);
 699
 700         return 0;
 701 }
 702
 703 static void rtl8169_get_drvinfo(struct net_device *dev,
 704                                 struct ethtool_drvinfo *info)
 705 {
 706         struct rtl8169_private *tp = netdev_priv(dev);
 707
 708         strcpy(info->driver, MODULENAME);
 709         strcpy(info->version, RTL8169_VERSION);
 710         strcpy(info->bus_info, pci_name(tp->pci_dev));
 711 }
 712
 713 static int rtl8169_get_regs_len(struct net_device *dev)
 714 {
 715         return R8169_REGS_SIZE;
 716 }
 717
 718 static int rtl8169_set_speed_tbi(struct net_device *dev,
 719                                  u8 autoneg, u16 speed, u8 duplex)
 720 {
 721         struct rtl8169_private *tp = netdev_priv(dev);
 722         void __iomem *ioaddr = tp->mmio_addr;
 723         int ret = 0;
 724         u32 reg;
 725
 726         reg = RTL_R32(TBICSR);
 727         if ((autoneg == AUTONEG_DISABLE) && (speed == SPEED_1000) &&
 728             (duplex == DUPLEX_FULL)) {
 729                 RTL_W32(TBICSR, reg & ~(TBINwEnable | TBINwRestart));
 730         } else if (autoneg == AUTONEG_ENABLE)
 731                 RTL_W32(TBICSR, reg | TBINwEnable | TBINwRestart);
 732         else {
 733                 if (netif_msg_link(tp)) {
 734                         printk(KERN_WARNING "%s: "
 735                                "incorrect speed setting refused in TBI mode\n",
 736                                dev->name);
 737                 }
 738                 ret = -EOPNOTSUPP;
 739         }
 740
 741         return ret;
 742 }
 743
 744 static int rtl8169_set_speed_xmii(struct net_device *dev,
 745                                   u8 autoneg, u16 speed, u8 duplex)
 746 {
 747         struct rtl8169_private *tp = netdev_priv(dev);
 748         void __iomem *ioaddr = tp->mmio_addr;
 749         int auto_nego, giga_ctrl;
 750
 751         auto_nego = mdio_read(ioaddr, MII_ADVERTISE);
 752         auto_nego &= ~(ADVERTISE_10HALF | ADVERTISE_10FULL |
 753                        ADVERTISE_100HALF | ADVERTISE_100FULL);
 754         giga_ctrl = mdio_read(ioaddr, MII_CTRL1000);
 755         giga_ctrl &= ~(ADVERTISE_1000FULL | ADVERTISE_1000HALF);
 756
 757         if (autoneg == AUTONEG_ENABLE) {
 758                 auto_nego |= (ADVERTISE_10HALF | ADVERTISE_10FULL |
 759                               ADVERTISE_100HALF | ADVERTISE_100FULL);
 760                 giga_ctrl |= ADVERTISE_1000FULL | ADVERTISE_1000HALF;
 761         } else {
 762                 if (speed == SPEED_10)
 763                         auto_nego |= ADVERTISE_10HALF | ADVERTISE_10FULL;
 764                 else if (speed == SPEED_100)
 765                         auto_nego |= ADVERTISE_100HALF | ADVERTISE_100FULL;
 766                 else if (speed == SPEED_1000)
 767                         giga_ctrl |= ADVERTISE_1000FULL | ADVERTISE_1000HALF;
 768
 769                 if (duplex == DUPLEX_HALF)
 770                         auto_nego &= ~(ADVERTISE_10FULL | ADVERTISE_100FULL);
 771
 772                 if (duplex == DUPLEX_FULL)
 773                         auto_nego &= ~(ADVERTISE_10HALF | ADVERTISE_100HALF);
 774
 775                 /* This tweak comes straight from Realtek's driver. */
 776                 if ((speed == SPEED_100) && (duplex == DUPLEX_HALF) &&
 777                     (tp->mac_version == RTL_GIGA_MAC_VER_13)) {
 778                         auto_nego = ADVERTISE_100HALF | ADVERTISE_CSMA;
 779                 }
 780         }
 781
 782         /* The 8100e/8101e do Fast Ethernet only. */
 783         if ((tp->mac_version == RTL_GIGA_MAC_VER_13) ||
 784             (tp->mac_version == RTL_GIGA_MAC_VER_14) ||
 785             (tp->mac_version == RTL_GIGA_MAC_VER_15)) {
 786                 if ((giga_ctrl & (ADVERTISE_1000FULL | ADVERTISE_1000HALF)) &&
 787                     netif_msg_link(tp)) {
 788                         printk(KERN_INFO "%s: PHY does not support 1000Mbps.\n",
 789                                dev->name);
 790                 }
 791                 giga_ctrl &= ~(ADVERTISE_1000FULL | ADVERTISE_1000HALF);
 792         }
 793
 794         auto_nego |= ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM;
 795
 796         tp->phy_auto_nego_reg = auto_nego;
 797         tp->phy_1000_ctrl_reg = giga_ctrl;
 798
 799         mdio_write(ioaddr, MII_ADVERTISE, auto_nego);
 800         mdio_write(ioaddr, MII_CTRL1000, giga_ctrl);
 801         mdio_write(ioaddr, MII_BMCR, BMCR_ANENABLE | BMCR_ANRESTART);
 802         return 0;
 803 }
 804
 805 static int rtl8169_set_speed(struct net_device *dev,
 806                              u8 autoneg, u16 speed, u8 duplex)
 807 {
 808         struct rtl8169_private *tp = netdev_priv(dev);
 809         int ret;
 810
 811         ret = tp->set_speed(dev, autoneg, speed, duplex);
 812
 813         if (netif_running(dev) && (tp->phy_1000_ctrl_reg & ADVERTISE_1000FULL))
 814                 mod_timer(&tp->timer, jiffies + RTL8169_PHY_TIMEOUT);
 815
 816         return ret;
 817 }
 818
 819 static int rtl8169_set_settings(struct net_device *dev, struct ethtool_cmd *cmd)
 820 {
 821         struct rtl8169_private *tp = netdev_priv(dev);
 822         unsigned long flags;
 823         int ret;
 824
 825         spin_lock_irqsave(&tp->lock, flags);
 826         ret = rtl8169_set_speed(dev, cmd->autoneg, cmd->speed, cmd->duplex);
 827         spin_unlock_irqrestore(&tp->lock, flags);
 828
 829         return ret;
 830 }
 831
 832 static u32 rtl8169_get_rx_csum(struct net_device *dev)
 833 {
 834         struct rtl8169_private *tp = netdev_priv(dev);
 835
 836         return tp->cp_cmd & RxChkSum;
 837 }
 838
 839 static int rtl8169_set_rx_csum(struct net_device *dev, u32 data)
 840 {
 841         struct rtl8169_private *tp = netdev_priv(dev);
 842         void __iomem *ioaddr = tp->mmio_addr;
 843         unsigned long flags;
 844
 845         spin_lock_irqsave(&tp->lock, flags);
 846
 847         if (data)
 848                 tp->cp_cmd |= RxChkSum;
 849         else
 850                 tp->cp_cmd &= ~RxChkSum;
 851
 852         RTL_W16(CPlusCmd, tp->cp_cmd);
 853         RTL_R16(CPlusCmd);
 854
 855         spin_unlock_irqrestore(&tp->lock, flags);
 856
 857         return 0;
 858 }
 859
 860 #ifdef CONFIG_R8169_VLAN
 861
 862 static inline u32 rtl8169_tx_vlan_tag(struct rtl8169_private *tp,
 863                                       struct sk_buff *skb)
 864 {
 865         return (tp->vlgrp && vlan_tx_tag_present(skb)) ?
 866                 TxVlanTag | swab16(vlan_tx_tag_get(skb)) : 0x00;
 867 }
 868
 869 static void rtl8169_vlan_rx_register(struct net_device *dev,
 870                                      struct vlan_group *grp)
 871 {
 872         struct rtl8169_private *tp = netdev_priv(dev);
 873         void __iomem *ioaddr = tp->mmio_addr;
 874         unsigned long flags;
 875
 876         spin_lock_irqsave(&tp->lock, flags);
 877         tp->vlgrp = grp;
 878         if (tp->vlgrp)
 879                 tp->cp_cmd |= RxVlan;
 880         else
 881                 tp->cp_cmd &= ~RxVlan;
 882         RTL_W16(CPlusCmd, tp->cp_cmd);
 883         RTL_R16(CPlusCmd);
 884         spin_unlock_irqrestore(&tp->lock, flags);
 885 }
 886
 887 static void rtl8169_vlan_rx_kill_vid(struct net_device *dev, unsigned short vid)
 888 {
 889         struct rtl8169_private *tp = netdev_priv(dev);
 890         unsigned long flags;
 891
 892         spin_lock_irqsave(&tp->lock, flags);
 893         if (tp->vlgrp)
 894                 tp->vlgrp->vlan_devices[vid] = NULL;
 895         spin_unlock_irqrestore(&tp->lock, flags);
 896 }
 897
 898 static int rtl8169_rx_vlan_skb(struct rtl8169_private *tp, struct RxDesc *desc,
 899                                struct sk_buff *skb)
 900 {
 901         u32 opts2 = le32_to_cpu(desc->opts2);
 902         int ret;
 903
 904         if (tp->vlgrp && (opts2 & RxVlanTag)) {
 905                 rtl8169_rx_hwaccel_skb(skb, tp->vlgrp,
 906                                        swab16(opts2 & 0xffff));
 907                 ret = 0;
 908         } else
 909                 ret = -1;
 910         desc->opts2 = 0;
 911         return ret;
 912 }
 913
 914 #else /* !CONFIG_R8169_VLAN */
 915
 916 static inline u32 rtl8169_tx_vlan_tag(struct rtl8169_private *tp,
 917                                       struct sk_buff *skb)
 918 {
 919         return 0;
 920 }
 921
 922 static int rtl8169_rx_vlan_skb(struct rtl8169_private *tp, struct RxDesc *desc,
 923                                struct sk_buff *skb)
 924 {
 925         return -1;
 926 }
 927
 928 #endif
 929
 930 static void rtl8169_gset_tbi(struct net_device *dev, struct ethtool_cmd *cmd)
 931 {
 932         struct rtl8169_private *tp = netdev_priv(dev);
 933         void __iomem *ioaddr = tp->mmio_addr;
 934         u32 status;
 935
 936         cmd->supported =
 937                 SUPPORTED_1000baseT_Full | SUPPORTED_Autoneg | SUPPORTED_FIBRE;
 938         cmd->port = PORT_FIBRE;
 939         cmd->transceiver = XCVR_INTERNAL;
 940
 941         status = RTL_R32(TBICSR);
 942         cmd->advertising = (status & TBINwEnable) ?  ADVERTISED_Autoneg : 0;
 943         cmd->autoneg = !!(status & TBINwEnable);
 944
 945         cmd->speed = SPEED_1000;
 946         cmd->duplex = DUPLEX_FULL; /* Always set */
 947 }
 948
 949 static void rtl8169_gset_xmii(struct net_device *dev, struct ethtool_cmd *cmd)
 950 {
 951         struct rtl8169_private *tp = netdev_priv(dev);
 952         void __iomem *ioaddr = tp->mmio_addr;
 953         u8 status;
 954
 955         cmd->supported = SUPPORTED_10baseT_Half |
 956                          SUPPORTED_10baseT_Full |
 957                          SUPPORTED_100baseT_Half |
 958                          SUPPORTED_100baseT_Full |
 959                          SUPPORTED_1000baseT_Full |
 960                          SUPPORTED_Autoneg |
 961                          SUPPORTED_TP;
 962
 963         cmd->autoneg = 1;
 964         cmd->advertising = ADVERTISED_TP | ADVERTISED_Autoneg;
 965
 966         if (tp->phy_auto_nego_reg & ADVERTISE_10HALF)
 967                 cmd->advertising |= ADVERTISED_10baseT_Half;
 968         if (tp->phy_auto_nego_reg & ADVERTISE_10FULL)
 969                 cmd->advertising |= ADVERTISED_10baseT_Full;
 970         if (tp->phy_auto_nego_reg & ADVERTISE_100HALF)
 971                 cmd->advertising |= ADVERTISED_100baseT_Half;
 972         if (tp->phy_auto_nego_reg & ADVERTISE_100FULL)
 973                 cmd->advertising |= ADVERTISED_100baseT_Full;
 974         if (tp->phy_1000_ctrl_reg & ADVERTISE_1000FULL)
 975                 cmd->advertising |= ADVERTISED_1000baseT_Full;
 976
 977         status = RTL_R8(PHYstatus);
 978
 979         if (status & _1000bpsF)
 980                 cmd->speed = SPEED_1000;
 981         else if (status & _100bps)
 982                 cmd->speed = SPEED_100;
 983         else if (status & _10bps)
 984                 cmd->speed = SPEED_10;
 985
 986         if (status & TxFlowCtrl)
 987                 cmd->advertising |= ADVERTISED_Asym_Pause;
 988         if (status & RxFlowCtrl)
 989                 cmd->advertising |= ADVERTISED_Pause;
 990
 991         cmd->duplex = ((status & _1000bpsF) || (status & FullDup)) ?
 992                       DUPLEX_FULL : DUPLEX_HALF;
 993 }
 994
 995 static int rtl8169_get_settings(struct net_device *dev, struct ethtool_cmd *cmd)
 996 {
 997         struct rtl8169_private *tp = netdev_priv(dev);
 998         unsigned long flags;
 999
1000         spin_lock_irqsave(&tp->lock, flags);
1001
1002         tp->get_settings(dev, cmd);
1003
1004         spin_unlock_irqrestore(&tp->lock, flags);
1005         return 0;
1006 }
1007
1008 static void rtl8169_get_regs(struct net_device *dev, struct ethtool_regs *regs,
1009                              void *p)
1010 {
1011         struct rtl8169_private *tp = netdev_priv(dev);
1012         unsigned long flags;
1013
1014         if (regs->len > R8169_REGS_SIZE)
1015                 regs->len = R8169_REGS_SIZE;
1016
1017         spin_lock_irqsave(&tp->lock, flags);
1018         memcpy_fromio(p, tp->mmio_addr, regs->len);
1019         spin_unlock_irqrestore(&tp->lock, flags);
1020 }
1021
1022 static u32 rtl8169_get_msglevel(struct net_device *dev)
1023 {
1024         struct rtl8169_private *tp = netdev_priv(dev);
1025
1026         return tp->msg_enable;
1027 }
1028
1029 static void rtl8169_set_msglevel(struct net_device *dev, u32 value)
1030 {
1031         struct rtl8169_private *tp = netdev_priv(dev);
1032
1033         tp->msg_enable = value;
1034 }
1035
1036 static const char rtl8169_gstrings[][ETH_GSTRING_LEN] = {
1037         "tx_packets",
1038         "rx_packets",
1039         "tx_errors",
1040         "rx_errors",
1041         "rx_missed",
1042         "align_errors",
1043         "tx_single_collisions",
1044         "tx_multi_collisions",
1045         "unicast",
1046         "broadcast",
1047         "multicast",
1048         "tx_aborted",
1049         "tx_underrun",
1050 };
1051
1052 struct rtl8169_counters {
1053         u64     tx_packets;
1054         u64     rx_packets;
1055         u64     tx_errors;
1056         u32     rx_errors;
1057         u16     rx_missed;
1058         u16     align_errors;
1059         u32     tx_one_collision;
1060         u32     tx_multi_collision;
1061         u64     rx_unicast;
1062         u64     rx_broadcast;
1063         u32     rx_multicast;
1064         u16     tx_aborted;
1065         u16     tx_underun;
1066 };
1067
1068 static int rtl8169_get_stats_count(struct net_device *dev)
1069 {
1070         return ARRAY_SIZE(rtl8169_gstrings);
1071 }
1072
1073 static void rtl8169_get_ethtool_stats(struct net_device *dev,
1074                                       struct ethtool_stats *stats, u64 *data)
1075 {
1076         struct rtl8169_private *tp = netdev_priv(dev);
1077         void __iomem *ioaddr = tp->mmio_addr;
1078         struct rtl8169_counters *counters;
1079         dma_addr_t paddr;
1080         u32 cmd;
1081
1082         ASSERT_RTNL();
1083
1084         counters = pci_alloc_consistent(tp->pci_dev, sizeof(*counters), &paddr);
1085         if (!counters)
1086                 return;
1087
1088         RTL_W32(CounterAddrHigh, (u64)paddr >> 32);
1089         cmd = (u64)paddr & DMA_32BIT_MASK;
1090         RTL_W32(CounterAddrLow, cmd);
1091         RTL_W32(CounterAddrLow, cmd | CounterDump);
1092
1093         while (RTL_R32(CounterAddrLow) & CounterDump) {
1094                 if (msleep_interruptible(1))
1095                         break;
1096         }
1097
1098         RTL_W32(CounterAddrLow, 0);
1099         RTL_W32(CounterAddrHigh, 0);
1100
1101         data[0] = le64_to_cpu(counters->tx_packets);
1102         data[1] = le64_to_cpu(counters->rx_packets);
1103         data[2] = le64_to_cpu(counters->tx_errors);
1104         data[3] = le32_to_cpu(counters->rx_errors);
1105         data[4] = le16_to_cpu(counters->rx_missed);
1106         data[5] = le16_to_cpu(counters->align_errors);
1107         data[6] = le32_to_cpu(counters->tx_one_collision);
1108         data[7] = le32_to_cpu(counters->tx_multi_collision);
1109         data[8] = le64_to_cpu(counters->rx_unicast);
1110         data[9] = le64_to_cpu(counters->rx_broadcast);
1111         data[10] = le32_to_cpu(counters->rx_multicast);
1112         data[11] = le16_to_cpu(counters->tx_aborted);
1113         data[12] = le16_to_cpu(counters->tx_underun);
1114
1115         pci_free_consistent(tp->pci_dev, sizeof(*counters), counters, paddr);
1116 }
1117
1118 static void rtl8169_get_strings(struct net_device *dev, u32 stringset, u8 *data)
1119 {
1120         switch(stringset) {
1121         case ETH_SS_STATS:
1122                 memcpy(data, *rtl8169_gstrings, sizeof(rtl8169_gstrings));
1123                 break;
1124         }
1125 }
1126
1127
1128 static const struct ethtool_ops rtl8169_ethtool_ops = {
1129         .get_drvinfo            = rtl8169_get_drvinfo,
1130         .get_regs_len           = rtl8169_get_regs_len,
1131         .get_link               = ethtool_op_get_link,
1132         .get_settings           = rtl8169_get_settings,
1133         .set_settings           = rtl8169_set_settings,
1134         .get_msglevel           = rtl8169_get_msglevel,
1135         .set_msglevel           = rtl8169_set_msglevel,
1136         .get_rx_csum            = rtl8169_get_rx_csum,
1137         .set_rx_csum            = rtl8169_set_rx_csum,
1138         .get_tx_csum            = ethtool_op_get_tx_csum,
1139         .set_tx_csum            = ethtool_op_set_tx_csum,
1140         .get_sg                 = ethtool_op_get_sg,
1141         .set_sg                 = ethtool_op_set_sg,
1142         .get_tso                = ethtool_op_get_tso,
1143         .set_tso                = ethtool_op_set_tso,
1144         .get_regs               = rtl8169_get_regs,
1145         .get_wol                = rtl8169_get_wol,
1146         .set_wol                = rtl8169_set_wol,
1147         .get_strings            = rtl8169_get_strings,
1148         .get_stats_count        = rtl8169_get_stats_count,
1149         .get_ethtool_stats      = rtl8169_get_ethtool_stats,
1150         .get_perm_addr          = ethtool_op_get_perm_addr,
1151 };
1152
1153 static void rtl8169_write_gmii_reg_bit(void __iomem *ioaddr, int reg, int bitnum,
1154                                        int bitval)
1155 {
1156         int val;
1157
1158         val = mdio_read(ioaddr, reg);
1159         val = (bitval == 1) ?
1160                 val | (bitval << bitnum) :  val & ~(0x0001 << bitnum);
1161         mdio_write(ioaddr, reg, val & 0xffff);
1162 }
1163
1164 static void rtl8169_get_mac_version(struct rtl8169_private *tp, void __iomem *ioaddr)
1165 {
1166         const struct {
1167                 u32 mask;
1168                 int mac_version;
1169         } mac_info[] = {
1170                 { 0x38800000,   RTL_GIGA_MAC_VER_15 },
1171                 { 0x38000000,   RTL_GIGA_MAC_VER_12 },
1172                 { 0x34000000,   RTL_GIGA_MAC_VER_13 },
1173                 { 0x30800000,   RTL_GIGA_MAC_VER_14 },
1174                 { 0x30000000,   RTL_GIGA_MAC_VER_11 },
1175                 { 0x18000000,   RTL_GIGA_MAC_VER_05 },
1176                 { 0x10000000,   RTL_GIGA_MAC_VER_04 },
1177                 { 0x04000000,   RTL_GIGA_MAC_VER_03 },
1178                 { 0x00800000,   RTL_GIGA_MAC_VER_02 },
1179                 { 0x00000000,   RTL_GIGA_MAC_VER_01 }   /* Catch-all */
1180         }, *p = mac_info;
1181         u32 reg;
1182
1183         reg = RTL_R32(TxConfig) & 0x7c800000;
1184         while ((reg & p->mask) != p->mask)
1185                 p++;
1186         tp->mac_version = p->mac_version;
1187 }
1188
1189 static void rtl8169_print_mac_version(struct rtl8169_private *tp)
1190 {
1191         dprintk("mac_version = 0x%02x\n", tp->mac_version);
1192 }
1193
1194 static void rtl8169_get_phy_version(struct rtl8169_private *tp, void __iomem *ioaddr)
1195 {
1196         const struct {
1197                 u16 mask;
1198                 u16 set;
1199                 int phy_version;
1200         } phy_info[] = {
1201                 { 0x000f, 0x0002, RTL_GIGA_PHY_VER_G },
1202                 { 0x000f, 0x0001, RTL_GIGA_PHY_VER_F },
1203                 { 0x000f, 0x0000, RTL_GIGA_PHY_VER_E },
1204                 { 0x0000, 0x0000, RTL_GIGA_PHY_VER_D } /* Catch-all */
1205         }, *p = phy_info;
1206         u16 reg;
1207
1208         reg = mdio_read(ioaddr, MII_PHYSID2) & 0xffff;
1209         while ((reg & p->mask) != p->set)
1210                 p++;
1211         tp->phy_version = p->phy_version;
1212 }
1213
1214 static void rtl8169_print_phy_version(struct rtl8169_private *tp)
1215 {
1216         struct {
1217                 int version;
1218                 char *msg;
1219                 u32 reg;
1220         } phy_print[] = {
1221                 { RTL_GIGA_PHY_VER_G, "RTL_GIGA_PHY_VER_G", 0x0002 },
1222                 { RTL_GIGA_PHY_VER_F, "RTL_GIGA_PHY_VER_F", 0x0001 },
1223                 { RTL_GIGA_PHY_VER_E, "RTL_GIGA_PHY_VER_E", 0x0000 },
1224                 { RTL_GIGA_PHY_VER_D, "RTL_GIGA_PHY_VER_D", 0x0000 },
1225                 { 0, NULL, 0x0000 }
1226         }, *p;
1227
1228         for (p = phy_print; p->msg; p++) {
1229                 if (tp->phy_version == p->version) {
1230                         dprintk("phy_version == %s (%04x)\n", p->msg, p->reg);
1231                         return;
1232                 }
1233         }
1234         dprintk("phy_version == Unknown\n");
1235 }
1236
1237 static void rtl8169_hw_phy_config(struct net_device *dev)
1238 {
1239         struct rtl8169_private *tp = netdev_priv(dev);
1240         void __iomem *ioaddr = tp->mmio_addr;
1241         struct {
1242                 u16 regs[5]; /* Beware of bit-sign propagation */
1243         } phy_magic[5] = { {
1244                 { 0x0000,       //w 4 15 12 0
1245                   0x00a1,       //w 3 15 0 00a1
1246                   0x0008,       //w 2 15 0 0008
1247                   0x1020,       //w 1 15 0 1020
1248                   0x1000 } },{  //w 0 15 0 1000
1249                 { 0x7000,       //w 4 15 12 7
1250                   0xff41,       //w 3 15 0 ff41
1251                   0xde60,       //w 2 15 0 de60
1252                   0x0140,       //w 1 15 0 0140
1253                   0x0077 } },{  //w 0 15 0 0077
1254                 { 0xa000,       //w 4 15 12 a
1255                   0xdf01,       //w 3 15 0 df01
1256                   0xdf20,       //w 2 15 0 df20
1257                   0xff95,       //w 1 15 0 ff95
1258                   0xfa00 } },{  //w 0 15 0 fa00
1259                 { 0xb000,       //w 4 15 12 b
1260                   0xff41,       //w 3 15 0 ff41
1261                   0xde20,       //w 2 15 0 de20
1262                   0x0140,       //w 1 15 0 0140
1263                   0x00bb } },{  //w 0 15 0 00bb
1264                 { 0xf000,       //w 4 15 12 f
1265                   0xdf01,       //w 3 15 0 df01
1266                   0xdf20,       //w 2 15 0 df20
1267                   0xff95,       //w 1 15 0 ff95
1268                   0xbf00 }      //w 0 15 0 bf00
1269                 }
1270         }, *p = phy_magic;
1271         int i;
1272
1273         rtl8169_print_mac_version(tp);
1274         rtl8169_print_phy_version(tp);
1275
1276         if (tp->mac_version <= RTL_GIGA_MAC_VER_01)
1277                 return;
1278         if (tp->phy_version >= RTL_GIGA_PHY_VER_H)
1279                 return;
1280
1281         dprintk("MAC version != 0 && PHY version == 0 or 1\n");
1282         dprintk("Do final_reg2.cfg\n");
1283
1284         /* Shazam ! */
1285
1286         if (tp->mac_version == RTL_GIGA_MAC_VER_04) {
1287                 mdio_write(ioaddr, 31, 0x0002);
1288                 mdio_write(ioaddr,  1, 0x90d0);
1289                 mdio_write(ioaddr, 31, 0x0000);
1290                 return;
1291         }
1292
1293         /* phy config for RTL8169s mac_version C chip */
1294         mdio_write(ioaddr, 31, 0x0001);                 //w 31 2 0 1
1295         mdio_write(ioaddr, 21, 0x1000);                 //w 21 15 0 1000
1296         mdio_write(ioaddr, 24, 0x65c7);                 //w 24 15 0 65c7
1297         rtl8169_write_gmii_reg_bit(ioaddr, 4, 11, 0);   //w 4 11 11 0
1298
1299         for (i = 0; i < ARRAY_SIZE(phy_magic); i++, p++) {
1300                 int val, pos = 4;
1301
1302                 val = (mdio_read(ioaddr, pos) & 0x0fff) | (p->regs[0] & 0xffff);
1303                 mdio_write(ioaddr, pos, val);
1304                 while (--pos >= 0)
1305                         mdio_write(ioaddr, pos, p->regs[4 - pos] & 0xffff);
1306                 rtl8169_write_gmii_reg_bit(ioaddr, 4, 11, 1); //w 4 11 11 1
1307                 rtl8169_write_gmii_reg_bit(ioaddr, 4, 11, 0); //w 4 11 11 0
1308         }
1309         mdio_write(ioaddr, 31, 0x0000); //w 31 2 0 0
1310 }
1311
1312 static void rtl8169_phy_timer(unsigned long __opaque)
1313 {
1314         struct net_device *dev = (struct net_device *)__opaque;
1315         struct rtl8169_private *tp = netdev_priv(dev);
1316         struct timer_list *timer = &tp->timer;
1317         void __iomem *ioaddr = tp->mmio_addr;
1318         unsigned long timeout = RTL8169_PHY_TIMEOUT;
1319
1320         assert(tp->mac_version > RTL_GIGA_MAC_VER_01);
1321         assert(tp->phy_version < RTL_GIGA_PHY_VER_H);
1322
1323         if (!(tp->phy_1000_ctrl_reg & ADVERTISE_1000FULL))
1324                 return;
1325
1326         spin_lock_irq(&tp->lock);
1327
1328         if (tp->phy_reset_pending(ioaddr)) {
1329                 /*
1330                  * A busy loop could burn quite a few cycles on nowadays CPU.
1331                  * Let's delay the execution of the timer for a few ticks.
1332                  */
1333                 timeout = HZ/10;
1334                 goto out_mod_timer;
1335         }
1336
1337         if (tp->link_ok(ioaddr))
1338                 goto out_unlock;
1339
1340         if (netif_msg_link(tp))
1341                 printk(KERN_WARNING "%s: PHY reset until link up\n", dev->name);
1342
1343         tp->phy_reset_enable(ioaddr);
1344
1345 out_mod_timer:
1346         mod_timer(timer, jiffies + timeout);
1347 out_unlock:
1348         spin_unlock_irq(&tp->lock);
1349 }
1350
1351 static inline void rtl8169_delete_timer(struct net_device *dev)
1352 {
1353         struct rtl8169_private *tp = netdev_priv(dev);
1354         struct timer_list *timer = &tp->timer;
1355
1356         if ((tp->mac_version <= RTL_GIGA_MAC_VER_01) ||
1357             (tp->phy_version >= RTL_GIGA_PHY_VER_H))
1358                 return;
1359
1360         del_timer_sync(timer);
1361 }
1362
1363 static inline void rtl8169_request_timer(struct net_device *dev)
1364 {
1365         struct rtl8169_private *tp = netdev_priv(dev);
1366         struct timer_list *timer = &tp->timer;
1367
1368         if ((tp->mac_version <= RTL_GIGA_MAC_VER_01) ||
1369             (tp->phy_version >= RTL_GIGA_PHY_VER_H))
1370                 return;
1371
1372         init_timer(timer);
1373         timer->expires = jiffies + RTL8169_PHY_TIMEOUT;
1374         timer->data = (unsigned long)(dev);
1375         timer->function = rtl8169_phy_timer;
1376         add_timer(timer);
1377 }
1378
1379 #ifdef CONFIG_NET_POLL_CONTROLLER
1380 /*
1381  * Polling 'interrupt' - used by things like netconsole to send skbs
1382  * without having to re-enable interrupts. It's not called while
1383  * the interrupt routine is executing.
1384  */
1385 static void rtl8169_netpoll(struct net_device *dev)
1386 {
1387         struct rtl8169_private *tp = netdev_priv(dev);
1388         struct pci_dev *pdev = tp->pci_dev;
1389
1390         disable_irq(pdev->irq);
1391         rtl8169_interrupt(pdev->irq, dev);
1392         enable_irq(pdev->irq);
1393 }
1394 #endif
1395
1396 static void rtl8169_release_board(struct pci_dev *pdev, struct net_device *dev,
1397                                   void __iomem *ioaddr)
1398 {
1399         iounmap(ioaddr);
1400         pci_release_regions(pdev);
1401         pci_disable_device(pdev);
1402         free_netdev(dev);
1403 }
1404
1405 static void rtl8169_phy_reset(struct net_device *dev,
1406                               struct rtl8169_private *tp)
1407 {
1408         void __iomem *ioaddr = tp->mmio_addr;
1409         int i;
1410
1411         tp->phy_reset_enable(ioaddr);
1412         for (i = 0; i < 100; i++) {
1413                 if (!tp->phy_reset_pending(ioaddr))
1414                         return;
1415                 msleep(1);
1416         }
1417         if (netif_msg_link(tp))
1418                 printk(KERN_ERR "%s: PHY reset failed.\n", dev->name);
1419 }
1420
1421 static void rtl8169_init_phy(struct net_device *dev, struct rtl8169_private *tp)
1422 {
1423         void __iomem *ioaddr = tp->mmio_addr;
1424         static int board_idx = -1;
1425         u8 autoneg, duplex;
1426         u16 speed;
1427
1428         board_idx++;
1429
1430         rtl8169_hw_phy_config(dev);
1431
1432         dprintk("Set MAC Reg C+CR Offset 0x82h = 0x01h\n");
1433         RTL_W8(0x82, 0x01);
1434
1435         if (tp->mac_version < RTL_GIGA_MAC_VER_03) {
1436                 dprintk("Set PCI Latency=0x40\n");
1437                 pci_write_config_byte(tp->pci_dev, PCI_LATENCY_TIMER, 0x40);
1438         }
1439
1440         if (tp->mac_version == RTL_GIGA_MAC_VER_02) {
1441                 dprintk("Set MAC Reg C+CR Offset 0x82h = 0x01h\n");
1442                 RTL_W8(0x82, 0x01);
1443                 dprintk("Set PHY Reg 0x0bh = 0x00h\n");
1444                 mdio_write(ioaddr, 0x0b, 0x0000); //w 0x0b 15 0 0
1445         }
1446
1447         rtl8169_link_option(board_idx, &autoneg, &speed, &duplex);
1448
1449         rtl8169_phy_reset(dev, tp);
1450
1451         rtl8169_set_speed(dev, autoneg, speed, duplex);
1452
1453         if ((RTL_R8(PHYstatus) & TBI_Enable) && netif_msg_link(tp))
1454                 printk(KERN_INFO PFX "%s: TBI auto-negotiating\n", dev->name);
1455 }
1456
1457 static int rtl8169_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
1458 {
1459         struct rtl8169_private *tp = netdev_priv(dev);
1460         struct mii_ioctl_data *data = if_mii(ifr);
1461
1462         if (!netif_running(dev))
1463                 return -ENODEV;
1464
1465         switch (cmd) {
1466         case SIOCGMIIPHY:
1467                 data->phy_id = 32; /* Internal PHY */
1468                 return 0;
1469
1470         case SIOCGMIIREG:
1471                 data->val_out = mdio_read(tp->mmio_addr, data->reg_num & 0x1f);
1472                 return 0;
1473
1474         case SIOCSMIIREG:
1475                 if (!capable(CAP_NET_ADMIN))
1476                         return -EPERM;
1477                 mdio_write(tp->mmio_addr, data->reg_num & 0x1f, data->val_in);
1478                 return 0;
1479         }
1480         return -EOPNOTSUPP;
1481 }
1482
1483 static int __devinit
1484 rtl8169_init_one(struct pci_dev *pdev, const struct pci_device_id *ent)
1485 {
1486         const unsigned int region = rtl_cfg_info[ent->driver_data].region;
1487         struct rtl8169_private *tp;
1488         struct net_device *dev;
1489         void __iomem *ioaddr;
1490         unsigned int pm_cap;
1491         int i, rc;
1492
1493         if (netif_msg_drv(&debug)) {
1494                 printk(KERN_INFO "%s Gigabit Ethernet driver %s loaded\n",
1495                        MODULENAME, RTL8169_VERSION);
1496         }
1497
1498         dev = alloc_etherdev(sizeof (*tp));
1499         if (!dev) {
1500                 if (netif_msg_drv(&debug))
1501                         dev_err(&pdev->dev, "unable to alloc new ethernet\n");
1502                 rc = -ENOMEM;
1503                 goto out;
1504         }
1505
1506         SET_MODULE_OWNER(dev);
1507         SET_NETDEV_DEV(dev, &pdev->dev);
1508         tp = netdev_priv(dev);
1509         tp->dev = dev;
1510         tp->msg_enable = netif_msg_init(debug.msg_enable, R8169_MSG_DEFAULT);
1511
1512         /* enable device (incl. PCI PM wakeup and hotplug setup) */
1513         rc = pci_enable_device(pdev);
1514         if (rc < 0) {
1515                 if (netif_msg_probe(tp))
1516                         dev_err(&pdev->dev, "enable failure\n");
1517                 goto err_out_free_dev_1;
1518         }
1519
1520         rc = pci_set_mwi(pdev);
1521         if (rc < 0)
1522                 goto err_out_disable_2;
1523
1524         /* save power state before pci_enable_device overwrites it */
1525         pm_cap = pci_find_capability(pdev, PCI_CAP_ID_PM);
1526         if (pm_cap) {
1527                 u16 pwr_command, acpi_idle_state;
1528
1529                 pci_read_config_word(pdev, pm_cap + PCI_PM_CTRL, &pwr_command);
1530                 acpi_idle_state = pwr_command & PCI_PM_CTRL_STATE_MASK;
1531         } else {
1532                 if (netif_msg_probe(tp)) {
1533                         dev_err(&pdev->dev,
1534                                 "PowerManagement capability not found.\n");
1535                 }
1536         }
1537
1538         /* make sure PCI base addr 1 is MMIO */
1539         if (!(pci_resource_flags(pdev, region) & IORESOURCE_MEM)) {
1540                 if (netif_msg_probe(tp)) {
1541                         dev_err(&pdev->dev,
1542                                 "region #%d not an MMIO resource, aborting\n",
1543                                 region);
1544                 }
1545                 rc = -ENODEV;
1546                 goto err_out_mwi_3;
1547         }
1548
1549         /* check for weird/broken PCI region reporting */
1550         if (pci_resource_len(pdev, region) < R8169_REGS_SIZE) {
1551                 if (netif_msg_probe(tp)) {
1552                         dev_err(&pdev->dev,
1553                                 "Invalid PCI region size(s), aborting\n");
1554                 }
1555                 rc = -ENODEV;
1556                 goto err_out_mwi_3;
1557         }
1558
1559         rc = pci_request_regions(pdev, MODULENAME);
1560         if (rc < 0) {
1561                 if (netif_msg_probe(tp))
1562                         dev_err(&pdev->dev, "could not request regions.\n");
1563                 goto err_out_mwi_3;
1564         }
1565
1566         tp->cp_cmd = PCIMulRW | RxChkSum;
1567
1568         if ((sizeof(dma_addr_t) > 4) &&
1569             !pci_set_dma_mask(pdev, DMA_64BIT_MASK) && use_dac) {
1570                 tp->cp_cmd |= PCIDAC;
1571                 dev->features |= NETIF_F_HIGHDMA;
1572         } else {
1573                 rc = pci_set_dma_mask(pdev, DMA_32BIT_MASK);
1574                 if (rc < 0) {
1575                         if (netif_msg_probe(tp)) {
1576                                 dev_err(&pdev->dev,
1577                                         "DMA configuration failed.\n");
1578                         }
1579                         goto err_out_free_res_4;
1580                 }
1581         }
1582
1583         pci_set_master(pdev);
1584
1585         /* ioremap MMIO region */
1586         ioaddr = ioremap(pci_resource_start(pdev, region), R8169_REGS_SIZE);
1587         if (!ioaddr) {
1588                 if (netif_msg_probe(tp))
1589                         dev_err(&pdev->dev, "cannot remap MMIO, aborting\n");
1590                 rc = -EIO;
1591                 goto err_out_free_res_4;
1592         }
1593
1594         /* Unneeded ? Don't mess with Mrs. Murphy. */
1595         rtl8169_irq_mask_and_ack(ioaddr);
1596
1597         /* Soft reset the chip. */
1598         RTL_W8(ChipCmd, CmdReset);
1599
1600         /* Check that the chip has finished the reset. */
1601         for (i = 100; i > 0; i--) {
1602                 if ((RTL_R8(ChipCmd) & CmdReset) == 0)
1603                         break;
1604                 msleep_interruptible(1);
1605         }
1606
1607         /* Identify chip attached to board */
1608         rtl8169_get_mac_version(tp, ioaddr);
1609         rtl8169_get_phy_version(tp, ioaddr);
1610
1611         rtl8169_print_mac_version(tp);
1612         rtl8169_print_phy_version(tp);
1613
1614         for (i = ARRAY_SIZE(rtl_chip_info) - 1; i >= 0; i--) {
1615                 if (tp->mac_version == rtl_chip_info[i].mac_version)
1616                         break;
1617         }
1618         if (i < 0) {
1619                 /* Unknown chip: assume array element #0, original RTL-8169 */
1620                 if (netif_msg_probe(tp)) {
1621                         dev_printk(KERN_DEBUG, &pdev->dev,
1622                                 "unknown chip version, assuming %s\n",
1623                                 rtl_chip_info[0].name);
1624                 }
1625                 i++;
1626         }
1627         tp->chipset = i;
1628
1629         RTL_W8(Cfg9346, Cfg9346_Unlock);
1630         RTL_W8(Config1, RTL_R8(Config1) | PMEnable);
1631         RTL_W8(Config5, RTL_R8(Config5) & PMEStatus);
1632         RTL_W8(Cfg9346, Cfg9346_Lock);
1633
1634         if (RTL_R8(PHYstatus) & TBI_Enable) {
1635                 tp->set_speed = rtl8169_set_speed_tbi;
1636                 tp->get_settings = rtl8169_gset_tbi;
1637                 tp->phy_reset_enable = rtl8169_tbi_reset_enable;
1638                 tp->phy_reset_pending = rtl8169_tbi_reset_pending;
1639                 tp->link_ok = rtl8169_tbi_link_ok;
1640
1641                 tp->phy_1000_ctrl_reg = ADVERTISE_1000FULL; /* Implied by TBI */
1642         } else {
1643                 tp->set_speed = rtl8169_set_speed_xmii;
1644                 tp->get_settings = rtl8169_gset_xmii;
1645                 tp->phy_reset_enable = rtl8169_xmii_reset_enable;
1646                 tp->phy_reset_pending = rtl8169_xmii_reset_pending;
1647                 tp->link_ok = rtl8169_xmii_link_ok;
1648
1649                 dev->do_ioctl = rtl8169_ioctl;
1650         }
1651
1652         /* Get MAC address.  FIXME: read EEPROM */
1653         for (i = 0; i < MAC_ADDR_LEN; i++)
1654                 dev->dev_addr[i] = RTL_R8(MAC0 + i);
1655         memcpy(dev->perm_addr, dev->dev_addr, dev->addr_len);
1656
1657         dev->open = rtl8169_open;
1658         dev->hard_start_xmit = rtl8169_start_xmit;
1659         dev->get_stats = rtl8169_get_stats;
1660         SET_ETHTOOL_OPS(dev, &rtl8169_ethtool_ops);
1661         dev->stop = rtl8169_close;
1662         dev->tx_timeout = rtl8169_tx_timeout;
1663         dev->set_multicast_list = rtl8169_set_rx_mode;
1664         dev->watchdog_timeo = RTL8169_TX_TIMEOUT;
1665         dev->irq = pdev->irq;
1666         dev->base_addr = (unsigned long) ioaddr;
1667         dev->change_mtu = rtl8169_change_mtu;
1668
1669 #ifdef CONFIG_R8169_NAPI
1670         dev->poll = rtl8169_poll;
1671         dev->weight = R8169_NAPI_WEIGHT;
1672 #endif
1673
1674 #ifdef CONFIG_R8169_VLAN
1675         dev->features |= NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_RX;
1676         dev->vlan_rx_register = rtl8169_vlan_rx_register;
1677         dev->vlan_rx_kill_vid = rtl8169_vlan_rx_kill_vid;
1678 #endif
1679
1680 #ifdef CONFIG_NET_POLL_CONTROLLER
1681         dev->poll_controller = rtl8169_netpoll;
1682 #endif
1683
1684         tp->intr_mask = 0xffff;
1685         tp->pci_dev = pdev;
1686         tp->mmio_addr = ioaddr;
1687         tp->align = rtl_cfg_info[ent->driver_data].align;
1688
1689         spin_lock_init(&tp->lock);
1690
1691         rc = register_netdev(dev);
1692         if (rc < 0)
1693                 goto err_out_unmap_5;
1694
1695         pci_set_drvdata(pdev, dev);
1696
1697         if (netif_msg_probe(tp)) {
1698                 printk(KERN_INFO "%s: %s at 0x%lx, "
1699                        "%2.2x:%2.2x:%2.2x:%2.2x:%2.2x:%2.2x, "
1700                        "IRQ %d\n",
1701                        dev->name,
1702                        rtl_chip_info[tp->chipset].name,
1703                        dev->base_addr,
1704                        dev->dev_addr[0], dev->dev_addr[1],
1705                        dev->dev_addr[2], dev->dev_addr[3],
1706                        dev->dev_addr[4], dev->dev_addr[5], dev->irq);
1707         }
1708
1709         rtl8169_init_phy(dev, tp);
1710
1711 out:
1712         return rc;
1713
1714 err_out_unmap_5:
1715         iounmap(ioaddr);
1716 err_out_free_res_4:
1717         pci_release_regions(pdev);
1718 err_out_mwi_3:
1719         pci_clear_mwi(pdev);
1720 err_out_disable_2:
1721         pci_disable_device(pdev);
1722 err_out_free_dev_1:
1723         free_netdev(dev);
1724         goto out;
1725 }
1726
1727 static void __devexit
1728 rtl8169_remove_one(struct pci_dev *pdev)
1729 {
1730         struct net_device *dev = pci_get_drvdata(pdev);
1731         struct rtl8169_private *tp = netdev_priv(dev);
1732
1733         assert(dev != NULL);
1734         assert(tp != NULL);
1735
1736         unregister_netdev(dev);
1737         rtl8169_release_board(pdev, dev, tp->mmio_addr);
1738         pci_set_drvdata(pdev, NULL);
1739 }
1740
1741 static void rtl8169_set_rxbufsize(struct rtl8169_private *tp,
1742                                   struct net_device *dev)
1743 {
1744         unsigned int mtu = dev->mtu;
1745
1746         tp->rx_buf_sz = (mtu > RX_BUF_SIZE) ? mtu + ETH_HLEN + 8 : RX_BUF_SIZE;
1747 }
1748
1749 static int rtl8169_open(struct net_device *dev)
1750 {
1751         struct rtl8169_private *tp = netdev_priv(dev);
1752         struct pci_dev *pdev = tp->pci_dev;
1753         int retval;
1754
1755         rtl8169_set_rxbufsize(tp, dev);
1756
1757         retval =
1758             request_irq(dev->irq, rtl8169_interrupt, IRQF_SHARED, dev->name, dev);
1759         if (retval < 0)
1760                 goto out;
1761
1762         retval = -ENOMEM;
1763
1764         /*
1765          * Rx and Tx desscriptors needs 256 bytes alignment.
1766          * pci_alloc_consistent provides more.
1767          */
1768         tp->TxDescArray = pci_alloc_consistent(pdev, R8169_TX_RING_BYTES,
1769                                                &tp->TxPhyAddr);
1770         if (!tp->TxDescArray)
1771                 goto err_free_irq;
1772
1773         tp->RxDescArray = pci_alloc_consistent(pdev, R8169_RX_RING_BYTES,
1774                                                &tp->RxPhyAddr);
1775         if (!tp->RxDescArray)
1776                 goto err_free_tx;
1777
1778         retval = rtl8169_init_ring(dev);
1779         if (retval < 0)
1780                 goto err_free_rx;
1781
1782         INIT_DELAYED_WORK(&tp->task, NULL);
1783
1784         rtl8169_hw_start(dev);
1785
1786         rtl8169_request_timer(dev);
1787
1788         rtl8169_check_link_status(dev, tp, tp->mmio_addr);
1789 out:
1790         return retval;
1791
1792 err_free_rx:
1793         pci_free_consistent(pdev, R8169_RX_RING_BYTES, tp->RxDescArray,
1794                             tp->RxPhyAddr);
1795 err_free_tx:
1796         pci_free_consistent(pdev, R8169_TX_RING_BYTES, tp->TxDescArray,
1797                             tp->TxPhyAddr);
1798 err_free_irq:
1799         free_irq(dev->irq, dev);
1800         goto out;
1801 }
1802
1803 static void rtl8169_hw_reset(void __iomem *ioaddr)
1804 {
1805         /* Disable interrupts */
1806         rtl8169_irq_mask_and_ack(ioaddr);
1807
1808         /* Reset the chipset */
1809         RTL_W8(ChipCmd, CmdReset);
1810
1811         /* PCI commit */
1812         RTL_R8(ChipCmd);
1813 }
1814
1815 static void rtl8169_set_rx_tx_config_registers(struct rtl8169_private *tp)
1816 {
1817         void __iomem *ioaddr = tp->mmio_addr;
1818         u32 cfg = rtl8169_rx_config;
1819
1820         cfg |= (RTL_R32(RxConfig) & rtl_chip_info[tp->chipset].RxConfigMask);
1821         RTL_W32(RxConfig, cfg);
1822
1823         /* Set DMA burst size and Interframe Gap Time */
1824         RTL_W32(TxConfig, (TX_DMA_BURST << TxDMAShift) |
1825                 (InterFrameGap << TxInterFrameGapShift));
1826 }
1827
1828 static void rtl8169_hw_start(struct net_device *dev)
1829 {
1830         struct rtl8169_private *tp = netdev_priv(dev);
1831         void __iomem *ioaddr = tp->mmio_addr;
1832         struct pci_dev *pdev = tp->pci_dev;
1833         u16 cmd;
1834         u32 i;
1835
1836         /* Soft reset the chip. */
1837         RTL_W8(ChipCmd, CmdReset);
1838
1839         /* Check that the chip has finished the reset. */
1840         for (i = 100; i > 0; i--) {
1841                 if ((RTL_R8(ChipCmd) & CmdReset) == 0)
1842                         break;
1843                 msleep_interruptible(1);
1844         }
1845
1846         if (tp->mac_version == RTL_GIGA_MAC_VER_05) {
1847                 RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) | PCIMulRW);
1848                 pci_write_config_byte(pdev, PCI_CACHE_LINE_SIZE, 0x08);
1849         }
1850
1851         if (tp->mac_version == RTL_GIGA_MAC_VER_13) {
1852                 pci_write_config_word(pdev, 0x68, 0x00);
1853                 pci_write_config_word(pdev, 0x69, 0x08);
1854         }
1855
1856         /* Undocumented stuff. */
1857         if (tp->mac_version == RTL_GIGA_MAC_VER_05) {
1858                 /* Realtek's r1000_n.c driver uses '&& 0x01' here. Well... */
1859                 if ((RTL_R8(Config2) & 0x07) & 0x01)
1860                         RTL_W32(0x7c, 0x0007ffff);
1861
1862                 RTL_W32(0x7c, 0x0007ff00);
1863
1864                 pci_read_config_word(pdev, PCI_COMMAND, &cmd);
1865                 cmd = cmd & 0xef;
1866                 pci_write_config_word(pdev, PCI_COMMAND, cmd);
1867         }
1868
1869         RTL_W8(Cfg9346, Cfg9346_Unlock);
1870         if ((tp->mac_version == RTL_GIGA_MAC_VER_01) ||
1871             (tp->mac_version == RTL_GIGA_MAC_VER_02) ||
1872             (tp->mac_version == RTL_GIGA_MAC_VER_03) ||
1873             (tp->mac_version == RTL_GIGA_MAC_VER_04))
1874                 RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb);
1875
1876         RTL_W8(EarlyTxThres, EarlyTxThld);
1877
1878         /* Low hurts. Let's disable the filtering. */
1879         RTL_W16(RxMaxSize, 16383);
1880
1881         if ((tp->mac_version == RTL_GIGA_MAC_VER_01) ||
1882             (tp->mac_version == RTL_GIGA_MAC_VER_02) ||
1883             (tp->mac_version == RTL_GIGA_MAC_VER_03) ||
1884             (tp->mac_version == RTL_GIGA_MAC_VER_04))
1885                 rtl8169_set_rx_tx_config_registers(tp);
1886
1887         cmd = RTL_R16(CPlusCmd);
1888         RTL_W16(CPlusCmd, cmd);
1889
1890         tp->cp_cmd |= cmd | PCIMulRW;
1891
1892         if ((tp->mac_version == RTL_GIGA_MAC_VER_02) ||
1893             (tp->mac_version == RTL_GIGA_MAC_VER_03)) {
1894                 dprintk(KERN_INFO PFX "Set MAC Reg C+CR Offset 0xE0. "
1895                         "Bit-3 and bit-14 MUST be 1\n");
1896                 tp->cp_cmd |= (1 << 14);
1897         }
1898
1899         RTL_W16(CPlusCmd, tp->cp_cmd);
1900
1901         /*
1902          * Undocumented corner. Supposedly:
1903          * (TxTimer << 12) | (TxPackets << 8) | (RxTimer << 4) | RxPackets
1904          */
1905         RTL_W16(IntrMitigate, 0x0000);
1906
1907         /*
1908          * Magic spell: some iop3xx ARM board needs the TxDescAddrHigh
1909          * register to be written before TxDescAddrLow to work.
1910          * Switching from MMIO to I/O access fixes the issue as well.
1911          */
1912         RTL_W32(TxDescStartAddrHigh, ((u64) tp->TxPhyAddr >> 32));
1913         RTL_W32(TxDescStartAddrLow, ((u64) tp->TxPhyAddr & DMA_32BIT_MASK));
1914         RTL_W32(RxDescAddrHigh, ((u64) tp->RxPhyAddr >> 32));
1915         RTL_W32(RxDescAddrLow, ((u64) tp->RxPhyAddr & DMA_32BIT_MASK));
1916
1917         if ((tp->mac_version != RTL_GIGA_MAC_VER_01) &&
1918             (tp->mac_version != RTL_GIGA_MAC_VER_02) &&
1919             (tp->mac_version != RTL_GIGA_MAC_VER_03) &&
1920             (tp->mac_version != RTL_GIGA_MAC_VER_04)) {
1921                 RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb);
1922                 rtl8169_set_rx_tx_config_registers(tp);
1923         }
1924
1925         RTL_W8(Cfg9346, Cfg9346_Lock);
1926
1927         /* Initially a 10 us delay. Turned it into a PCI commit. - FR */
1928         RTL_R8(IntrMask);
1929
1930         RTL_W32(RxMissed, 0);
1931
1932         rtl8169_set_rx_mode(dev);
1933
1934         /* no early-rx interrupts */
1935         RTL_W16(MultiIntr, RTL_R16(MultiIntr) & 0xF000);
1936
1937         /* Enable all known interrupts by setting the interrupt mask. */
1938         RTL_W16(IntrMask, rtl8169_intr_mask);
1939
1940         netif_start_queue(dev);
1941 }
1942
1943 static int rtl8169_change_mtu(struct net_device *dev, int new_mtu)
1944 {
1945         struct rtl8169_private *tp = netdev_priv(dev);
1946         int ret = 0;
1947
1948         if (new_mtu < ETH_ZLEN || new_mtu > SafeMtu)
1949                 return -EINVAL;
1950
1951         dev->mtu = new_mtu;
1952
1953         if (!netif_running(dev))
1954                 goto out;
1955
1956         rtl8169_down(dev);
1957
1958         rtl8169_set_rxbufsize(tp, dev);
1959
1960         ret = rtl8169_init_ring(dev);
1961         if (ret < 0)
1962                 goto out;
1963
1964         netif_poll_enable(dev);
1965
1966         rtl8169_hw_start(dev);
1967
1968         rtl8169_request_timer(dev);
1969
1970 out:
1971         return ret;
1972 }
1973
1974 static inline void rtl8169_make_unusable_by_asic(struct RxDesc *desc)
1975 {
1976         desc->addr = 0x0badbadbadbadbadull;
1977         desc->opts1 &= ~cpu_to_le32(DescOwn | RsvdMask);
1978 }
1979
1980 static void rtl8169_free_rx_skb(struct rtl8169_private *tp,
1981                                 struct sk_buff **sk_buff, struct RxDesc *desc)
1982 {
1983         struct pci_dev *pdev = tp->pci_dev;
1984
1985         pci_unmap_single(pdev, le64_to_cpu(desc->addr), tp->rx_buf_sz,
1986                          PCI_DMA_FROMDEVICE);
1987         dev_kfree_skb(*sk_buff);
1988         *sk_buff = NULL;
1989         rtl8169_make_unusable_by_asic(desc);
1990 }
1991
1992 static inline void rtl8169_mark_to_asic(struct RxDesc *desc, u32 rx_buf_sz)
1993 {
1994         u32 eor = le32_to_cpu(desc->opts1) & RingEnd;
1995
1996         desc->opts1 = cpu_to_le32(DescOwn | eor | rx_buf_sz);
1997 }
1998
1999 static inline void rtl8169_map_to_asic(struct RxDesc *desc, dma_addr_t mapping,
2000                                        u32 rx_buf_sz)
2001 {
2002         desc->addr = cpu_to_le64(mapping);
2003         wmb();
2004         rtl8169_mark_to_asic(desc, rx_buf_sz);
2005 }
2006
2007 static int rtl8169_alloc_rx_skb(struct pci_dev *pdev, struct sk_buff **sk_buff,
2008                                 struct RxDesc *desc, int rx_buf_sz,
2009                                 unsigned int align)
2010 {
2011         struct sk_buff *skb;
2012         dma_addr_t mapping;
2013         int ret = 0;
2014
2015         skb = dev_alloc_skb(rx_buf_sz + align);
2016         if (!skb)
2017                 goto err_out;
2018
2019         skb_reserve(skb, (align - 1) & (u32)skb->data);
2020         *sk_buff = skb;
2021
2022         mapping = pci_map_single(pdev, skb->data, rx_buf_sz,
2023                                  PCI_DMA_FROMDEVICE);
2024
2025         rtl8169_map_to_asic(desc, mapping, rx_buf_sz);
2026
2027 out:
2028         return ret;
2029
2030 err_out:
2031         ret = -ENOMEM;
2032         rtl8169_make_unusable_by_asic(desc);
2033         goto out;
2034 }
2035
2036 static void rtl8169_rx_clear(struct rtl8169_private *tp)
2037 {
2038         int i;
2039
2040         for (i = 0; i < NUM_RX_DESC; i++) {
2041                 if (tp->Rx_skbuff[i]) {
2042                         rtl8169_free_rx_skb(tp, tp->Rx_skbuff + i,
2043                                             tp->RxDescArray + i);
2044                 }
2045         }
2046 }
2047
2048 static u32 rtl8169_rx_fill(struct rtl8169_private *tp, struct net_device *dev,
2049                            u32 start, u32 end)
2050 {
2051         u32 cur;
2052
2053         for (cur = start; end - cur > 0; cur++) {
2054                 int ret, i = cur % NUM_RX_DESC;
2055
2056                 if (tp->Rx_skbuff[i])
2057                         continue;
2058
2059                 ret = rtl8169_alloc_rx_skb(tp->pci_dev, tp->Rx_skbuff + i,
2060                         tp->RxDescArray + i, tp->rx_buf_sz, tp->align);
2061                 if (ret < 0)
2062                         break;
2063         }
2064         return cur - start;
2065 }
2066
2067 static inline void rtl8169_mark_as_last_descriptor(struct RxDesc *desc)
2068 {
2069         desc->opts1 |= cpu_to_le32(RingEnd);
2070 }
2071
2072 static void rtl8169_init_ring_indexes(struct rtl8169_private *tp)
2073 {
2074         tp->dirty_tx = tp->dirty_rx = tp->cur_tx = tp->cur_rx = 0;
2075 }
2076
2077 static int rtl8169_init_ring(struct net_device *dev)
2078 {
2079         struct rtl8169_private *tp = netdev_priv(dev);
2080
2081         rtl8169_init_ring_indexes(tp);
2082
2083         memset(tp->tx_skb, 0x0, NUM_TX_DESC * sizeof(struct ring_info));
2084         memset(tp->Rx_skbuff, 0x0, NUM_RX_DESC * sizeof(struct sk_buff *));
2085
2086         if (rtl8169_rx_fill(tp, dev, 0, NUM_RX_DESC) != NUM_RX_DESC)
2087                 goto err_out;
2088
2089         rtl8169_mark_as_last_descriptor(tp->RxDescArray + NUM_RX_DESC - 1);
2090
2091         return 0;
2092
2093 err_out:
2094         rtl8169_rx_clear(tp);
2095         return -ENOMEM;
2096 }
2097
2098 static void rtl8169_unmap_tx_skb(struct pci_dev *pdev, struct ring_info *tx_skb,
2099                                  struct TxDesc *desc)
2100 {
2101         unsigned int len = tx_skb->len;
2102
2103         pci_unmap_single(pdev, le64_to_cpu(desc->addr), len, PCI_DMA_TODEVICE);
2104         desc->opts1 = 0x00;
2105         desc->opts2 = 0x00;
2106         desc->addr = 0x00;
2107         tx_skb->len = 0;
2108 }
2109
2110 static void rtl8169_tx_clear(struct rtl8169_private *tp)
2111 {
2112         unsigned int i;
2113
2114         for (i = tp->dirty_tx; i < tp->dirty_tx + NUM_TX_DESC; i++) {
2115                 unsigned int entry = i % NUM_TX_DESC;
2116                 struct ring_info *tx_skb = tp->tx_skb + entry;
2117                 unsigned int len = tx_skb->len;
2118
2119                 if (len) {
2120                         struct sk_buff *skb = tx_skb->skb;
2121
2122                         rtl8169_unmap_tx_skb(tp->pci_dev, tx_skb,
2123                                              tp->TxDescArray + entry);
2124                         if (skb) {
2125                                 dev_kfree_skb(skb);
2126                                 tx_skb->skb = NULL;
2127                         }
2128                         tp->stats.tx_dropped++;
2129                 }
2130         }
2131         tp->cur_tx = tp->dirty_tx = 0;
2132 }
2133
2134 static void rtl8169_schedule_work(struct net_device *dev, work_func_t task)
2135 {
2136         struct rtl8169_private *tp = netdev_priv(dev);
2137
2138         PREPARE_DELAYED_WORK(&tp->task, task);
2139         schedule_delayed_work(&tp->task, 4);
2140 }
2141
2142 static void rtl8169_wait_for_quiescence(struct net_device *dev)
2143 {
2144         struct rtl8169_private *tp = netdev_priv(dev);
2145         void __iomem *ioaddr = tp->mmio_addr;
2146
2147         synchronize_irq(dev->irq);
2148
2149         /* Wait for any pending NAPI task to complete */
2150         netif_poll_disable(dev);
2151
2152         rtl8169_irq_mask_and_ack(ioaddr);
2153
2154         netif_poll_enable(dev);
2155 }
2156
2157 static void rtl8169_reinit_task(struct work_struct *work)
2158 {
2159         struct rtl8169_private *tp =
2160                 container_of(work, struct rtl8169_private, task.work);
2161         struct net_device *dev = tp->dev;
2162         int ret;
2163
2164         if (netif_running(dev)) {
2165                 rtl8169_wait_for_quiescence(dev);
2166                 rtl8169_close(dev);
2167         }
2168
2169         ret = rtl8169_open(dev);
2170         if (unlikely(ret < 0)) {
2171                 if (net_ratelimit()) {
2172                         struct rtl8169_private *tp = netdev_priv(dev);
2173
2174                         if (netif_msg_drv(tp)) {
2175                                 printk(PFX KERN_ERR
2176                                        "%s: reinit failure (status = %d)."
2177                                        " Rescheduling.\n", dev->name, ret);
2178                         }
2179                 }
2180                 rtl8169_schedule_work(dev, rtl8169_reinit_task);
2181         }
2182 }
2183
2184 static void rtl8169_reset_task(struct work_struct *work)
2185 {
2186         struct rtl8169_private *tp =
2187                 container_of(work, struct rtl8169_private, task.work);
2188         struct net_device *dev = tp->dev;
2189
2190         if (!netif_running(dev))
2191                 return;
2192
2193         rtl8169_wait_for_quiescence(dev);
2194
2195         rtl8169_rx_interrupt(dev, tp, tp->mmio_addr);
2196         rtl8169_tx_clear(tp);
2197
2198         if (tp->dirty_rx == tp->cur_rx) {
2199                 rtl8169_init_ring_indexes(tp);
2200                 rtl8169_hw_start(dev);
2201                 netif_wake_queue(dev);
2202         } else {
2203                 if (net_ratelimit()) {
2204                         struct rtl8169_private *tp = netdev_priv(dev);
2205
2206                         if (netif_msg_intr(tp)) {
2207                                 printk(PFX KERN_EMERG
2208                                        "%s: Rx buffers shortage\n", dev->name);
2209                         }
2210                 }
2211                 rtl8169_schedule_work(dev, rtl8169_reset_task);
2212         }
2213 }
2214
2215 static void rtl8169_tx_timeout(struct net_device *dev)
2216 {
2217         struct rtl8169_private *tp = netdev_priv(dev);
2218
2219         rtl8169_hw_reset(tp->mmio_addr);
2220
2221         /* Let's wait a bit while any (async) irq lands on */
2222         rtl8169_schedule_work(dev, rtl8169_reset_task);
2223 }
2224
2225 static int rtl8169_xmit_frags(struct rtl8169_private *tp, struct sk_buff *skb,
2226                               u32 opts1)
2227 {
2228         struct skb_shared_info *info = skb_shinfo(skb);
2229         unsigned int cur_frag, entry;
2230         struct TxDesc *txd;
2231
2232         entry = tp->cur_tx;
2233         for (cur_frag = 0; cur_frag < info->nr_frags; cur_frag++) {
2234                 skb_frag_t *frag = info->frags + cur_frag;
2235                 dma_addr_t mapping;
2236                 u32 status, len;
2237                 void *addr;
2238
2239                 entry = (entry + 1) % NUM_TX_DESC;
2240
2241                 txd = tp->TxDescArray + entry;
2242                 len = frag->size;
2243                 addr = ((void *) page_address(frag->page)) + frag->page_offset;
2244                 mapping = pci_map_single(tp->pci_dev, addr, len, PCI_DMA_TODEVICE);
2245
2246                 /* anti gcc 2.95.3 bugware (sic) */
2247                 status = opts1 | len | (RingEnd * !((entry + 1) % NUM_TX_DESC));
2248
2249                 txd->opts1 = cpu_to_le32(status);
2250                 txd->addr = cpu_to_le64(mapping);
2251
2252                 tp->tx_skb[entry].len = len;
2253         }
2254
2255         if (cur_frag) {
2256                 tp->tx_skb[entry].skb = skb;
2257                 txd->opts1 |= cpu_to_le32(LastFrag);
2258         }
2259
2260         return cur_frag;
2261 }
2262
2263 static inline u32 rtl8169_tso_csum(struct sk_buff *skb, struct net_device *dev)
2264 {
2265         if (dev->features & NETIF_F_TSO) {
2266                 u32 mss = skb_shinfo(skb)->gso_size;
2267
2268                 if (mss)
2269                         return LargeSend | ((mss & MSSMask) << MSSShift);
2270         }
2271         if (skb->ip_summed == CHECKSUM_PARTIAL) {
2272                 const struct iphdr *ip = skb->nh.iph;
2273
2274                 if (ip->protocol == IPPROTO_TCP)
2275                         return IPCS | TCPCS;
2276                 else if (ip->protocol == IPPROTO_UDP)
2277                         return IPCS | UDPCS;
2278                 WARN_ON(1);     /* we need a WARN() */
2279         }
2280         return 0;
2281 }
2282
2283 static int rtl8169_start_xmit(struct sk_buff *skb, struct net_device *dev)
2284 {
2285         struct rtl8169_private *tp = netdev_priv(dev);
2286         unsigned int frags, entry = tp->cur_tx % NUM_TX_DESC;
2287         struct TxDesc *txd = tp->TxDescArray + entry;
2288         void __iomem *ioaddr = tp->mmio_addr;
2289         dma_addr_t mapping;
2290         u32 status, len;
2291         u32 opts1;
2292         int ret = NETDEV_TX_OK;
2293
2294         if (unlikely(TX_BUFFS_AVAIL(tp) < skb_shinfo(skb)->nr_frags)) {
2295                 if (netif_msg_drv(tp)) {
2296                         printk(KERN_ERR
2297                                "%s: BUG! Tx Ring full when queue awake!\n",
2298                                dev->name);
2299                 }
2300                 goto err_stop;
2301         }
2302
2303         if (unlikely(le32_to_cpu(txd->opts1) & DescOwn))
2304                 goto err_stop;
2305
2306         opts1 = DescOwn | rtl8169_tso_csum(skb, dev);
2307
2308         frags = rtl8169_xmit_frags(tp, skb, opts1);
2309         if (frags) {
2310                 len = skb_headlen(skb);
2311                 opts1 |= FirstFrag;
2312         } else {
2313                 len = skb->len;
2314
2315                 if (unlikely(len < ETH_ZLEN)) {
2316                         if (skb_padto(skb, ETH_ZLEN))
2317                                 goto err_update_stats;
2318                         len = ETH_ZLEN;
2319                 }
2320
2321                 opts1 |= FirstFrag | LastFrag;
2322                 tp->tx_skb[entry].skb = skb;
2323         }
2324
2325         mapping = pci_map_single(tp->pci_dev, skb->data, len, PCI_DMA_TODEVICE);
2326
2327         tp->tx_skb[entry].len = len;
2328         txd->addr = cpu_to_le64(mapping);
2329         txd->opts2 = cpu_to_le32(rtl8169_tx_vlan_tag(tp, skb));
2330
2331         wmb();
2332
2333         /* anti gcc 2.95.3 bugware (sic) */
2334         status = opts1 | len | (RingEnd * !((entry + 1) % NUM_TX_DESC));
2335         txd->opts1 = cpu_to_le32(status);
2336
2337         dev->trans_start = jiffies;
2338
2339         tp->cur_tx += frags + 1;
2340
2341         smp_wmb();
2342
2343         RTL_W8(TxPoll, 0x40);   /* set polling bit */
2344
2345         if (TX_BUFFS_AVAIL(tp) < MAX_SKB_FRAGS) {
2346                 netif_stop_queue(dev);
2347                 smp_rmb();
2348                 if (TX_BUFFS_AVAIL(tp) >= MAX_SKB_FRAGS)
2349                         netif_wake_queue(dev);
2350         }
2351
2352 out:
2353         return ret;
2354
2355 err_stop:
2356         netif_stop_queue(dev);
2357         ret = NETDEV_TX_BUSY;
2358 err_update_stats:
2359         tp->stats.tx_dropped++;
2360         goto out;
2361 }
2362
2363 static void rtl8169_pcierr_interrupt(struct net_device *dev)
2364 {
2365         struct rtl8169_private *tp = netdev_priv(dev);
2366         struct pci_dev *pdev = tp->pci_dev;
2367         void __iomem *ioaddr = tp->mmio_addr;
2368         u16 pci_status, pci_cmd;
2369
2370         pci_read_config_word(pdev, PCI_COMMAND, &pci_cmd);
2371         pci_read_config_word(pdev, PCI_STATUS, &pci_status);
2372
2373         if (netif_msg_intr(tp)) {
2374                 printk(KERN_ERR
2375                        "%s: PCI error (cmd = 0x%04x, status = 0x%04x).\n",
2376                        dev->name, pci_cmd, pci_status);
2377         }
2378
2379         /*
2380          * The recovery sequence below admits a very elaborated explanation:
2381          * - it seems to work;
2382          * - I did not see what else could be done;
2383          * - it makes iop3xx happy.
2384          *
2385          * Feel free to adjust to your needs.
2386          */
2387         if (pdev->broken_parity_status)
2388                 pci_cmd &= ~PCI_COMMAND_PARITY;
2389         else
2390                 pci_cmd |= PCI_COMMAND_SERR | PCI_COMMAND_PARITY;
2391
2392         pci_write_config_word(pdev, PCI_COMMAND, pci_cmd);
2393
2394         pci_write_config_word(pdev, PCI_STATUS,
2395                 pci_status & (PCI_STATUS_DETECTED_PARITY |
2396                 PCI_STATUS_SIG_SYSTEM_ERROR | PCI_STATUS_REC_MASTER_ABORT |
2397                 PCI_STATUS_REC_TARGET_ABORT | PCI_STATUS_SIG_TARGET_ABORT));
2398
2399         /* The infamous DAC f*ckup only happens at boot time */
2400         if ((tp->cp_cmd & PCIDAC) && !tp->dirty_rx && !tp->cur_rx) {
2401                 if (netif_msg_intr(tp))
2402                         printk(KERN_INFO "%s: disabling PCI DAC.\n", dev->name);
2403                 tp->cp_cmd &= ~PCIDAC;
2404                 RTL_W16(CPlusCmd, tp->cp_cmd);
2405                 dev->features &= ~NETIF_F_HIGHDMA;
2406         }
2407
2408         rtl8169_hw_reset(ioaddr);
2409
2410         rtl8169_schedule_work(dev, rtl8169_reinit_task);
2411 }
2412
2413 static void
2414 rtl8169_tx_interrupt(struct net_device *dev, struct rtl8169_private *tp,
2415                      void __iomem *ioaddr)
2416 {
2417         unsigned int dirty_tx, tx_left;
2418
2419         assert(dev != NULL);
2420         assert(tp != NULL);
2421         assert(ioaddr != NULL);
2422
2423         dirty_tx = tp->dirty_tx;
2424         smp_rmb();
2425         tx_left = tp->cur_tx - dirty_tx;
2426
2427         while (tx_left > 0) {
2428                 unsigned int entry = dirty_tx % NUM_TX_DESC;
2429                 struct ring_info *tx_skb = tp->tx_skb + entry;
2430                 u32 len = tx_skb->len;
2431                 u32 status;
2432
2433                 rmb();
2434                 status = le32_to_cpu(tp->TxDescArray[entry].opts1);
2435                 if (status & DescOwn)
2436                         break;
2437
2438                 tp->stats.tx_bytes += len;
2439                 tp->stats.tx_packets++;
2440
2441                 rtl8169_unmap_tx_skb(tp->pci_dev, tx_skb, tp->TxDescArray + entry);
2442
2443                 if (status & LastFrag) {
2444                         dev_kfree_skb_irq(tx_skb->skb);
2445                         tx_skb->skb = NULL;
2446                 }
2447                 dirty_tx++;
2448                 tx_left--;
2449         }
2450
2451         if (tp->dirty_tx != dirty_tx) {
2452                 tp->dirty_tx = dirty_tx;
2453                 smp_wmb();
2454                 if (netif_queue_stopped(dev) &&
2455                     (TX_BUFFS_AVAIL(tp) >= MAX_SKB_FRAGS)) {
2456                         netif_wake_queue(dev);
2457                 }
2458         }
2459 }
2460
2461 static inline int rtl8169_fragmented_frame(u32 status)
2462 {
2463         return (status & (FirstFrag | LastFrag)) != (FirstFrag | LastFrag);
2464 }
2465
2466 static inline void rtl8169_rx_csum(struct sk_buff *skb, struct RxDesc *desc)
2467 {
2468         u32 opts1 = le32_to_cpu(desc->opts1);
2469         u32 status = opts1 & RxProtoMask;
2470
2471         if (((status == RxProtoTCP) && !(opts1 & TCPFail)) ||
2472             ((status == RxProtoUDP) && !(opts1 & UDPFail)) ||
2473             ((status == RxProtoIP) && !(opts1 & IPFail)))
2474                 skb->ip_summed = CHECKSUM_UNNECESSARY;
2475         else
2476                 skb->ip_summed = CHECKSUM_NONE;
2477 }
2478
2479 static inline int rtl8169_try_rx_copy(struct sk_buff **sk_buff, int pkt_size,
2480                                       struct RxDesc *desc, int rx_buf_sz,
2481                                       unsigned int align)
2482 {
2483         int ret = -1;
2484
2485         if (pkt_size < rx_copybreak) {
2486                 struct sk_buff *skb;
2487
2488                 skb = dev_alloc_skb(pkt_size + align);
2489                 if (skb) {
2490                         skb_reserve(skb, (align - 1) & (u32)skb->data);
2491                         eth_copy_and_sum(skb, sk_buff[0]->data, pkt_size, 0);
2492                         *sk_buff = skb;
2493                         rtl8169_mark_to_asic(desc, rx_buf_sz);
2494                         ret = 0;
2495                 }
2496         }
2497         return ret;
2498 }
2499
2500 static int
2501 rtl8169_rx_interrupt(struct net_device *dev, struct rtl8169_private *tp,
2502                      void __iomem *ioaddr)
2503 {
2504         unsigned int cur_rx, rx_left;
2505         unsigned int delta, count;
2506
2507         assert(dev != NULL);
2508         assert(tp != NULL);
2509         assert(ioaddr != NULL);
2510
2511         cur_rx = tp->cur_rx;
2512         rx_left = NUM_RX_DESC + tp->dirty_rx - cur_rx;
2513         rx_left = rtl8169_rx_quota(rx_left, (u32) dev->quota);
2514
2515         for (; rx_left > 0; rx_left--, cur_rx++) {
2516                 unsigned int entry = cur_rx % NUM_RX_DESC;
2517                 struct RxDesc *desc = tp->RxDescArray + entry;
2518                 u32 status;
2519
2520                 rmb();
2521                 status = le32_to_cpu(desc->opts1);
2522
2523                 if (status & DescOwn)
2524                         break;
2525                 if (unlikely(status & RxRES)) {
2526                         if (netif_msg_rx_err(tp)) {
2527                                 printk(KERN_INFO
2528                                        "%s: Rx ERROR. status = %08x\n",
2529                                        dev->name, status);
2530                         }
2531                         tp->stats.rx_errors++;
2532                         if (status & (RxRWT | RxRUNT))
2533                                 tp->stats.rx_length_errors++;
2534                         if (status & RxCRC)
2535                                 tp->stats.rx_crc_errors++;
2536                         if (status & RxFOVF) {
2537                                 rtl8169_schedule_work(dev, rtl8169_reset_task);
2538                                 tp->stats.rx_fifo_errors++;
2539                         }
2540                         rtl8169_mark_to_asic(desc, tp->rx_buf_sz);
2541                 } else {
2542                         struct sk_buff *skb = tp->Rx_skbuff[entry];
2543                         int pkt_size = (status & 0x00001FFF) - 4;
2544                         void (*pci_action)(struct pci_dev *, dma_addr_t,
2545                                 size_t, int) = pci_dma_sync_single_for_device;
2546
2547                         /*
2548                          * The driver does not support incoming fragmented
2549                          * frames. They are seen as a symptom of over-mtu
2550                          * sized frames.
2551                          */
2552                         if (unlikely(rtl8169_fragmented_frame(status))) {
2553                                 tp->stats.rx_dropped++;
2554                                 tp->stats.rx_length_errors++;
2555                                 rtl8169_mark_to_asic(desc, tp->rx_buf_sz);
2556                                 continue;
2557                         }
2558
2559                         rtl8169_rx_csum(skb, desc);
2560
2561                         pci_dma_sync_single_for_cpu(tp->pci_dev,
2562                                 le64_to_cpu(desc->addr), tp->rx_buf_sz,
2563                                 PCI_DMA_FROMDEVICE);
2564
2565                         if (rtl8169_try_rx_copy(&skb, pkt_size, desc,
2566                                                 tp->rx_buf_sz, tp->align)) {
2567                                 pci_action = pci_unmap_single;
2568                                 tp->Rx_skbuff[entry] = NULL;
2569                         }
2570
2571                         pci_action(tp->pci_dev, le64_to_cpu(desc->addr),
2572                                    tp->rx_buf_sz, PCI_DMA_FROMDEVICE);
2573
2574                         skb->dev = dev;
2575                         skb_put(skb, pkt_size);
2576                         skb->protocol = eth_type_trans(skb, dev);
2577
2578                         if (rtl8169_rx_vlan_skb(tp, desc, skb) < 0)
2579                                 rtl8169_rx_skb(skb);
2580
2581                         dev->last_rx = jiffies;
2582                         tp->stats.rx_bytes += pkt_size;
2583                         tp->stats.rx_packets++;
2584                 }
2585         }
2586
2587         count = cur_rx - tp->cur_rx;
2588         tp->cur_rx = cur_rx;
2589
2590         delta = rtl8169_rx_fill(tp, dev, tp->dirty_rx, tp->cur_rx);
2591         if (!delta && count && netif_msg_intr(tp))
2592                 printk(KERN_INFO "%s: no Rx buffer allocated\n", dev->name);
2593         tp->dirty_rx += delta;
2594
2595         /*
2596          * FIXME: until there is periodic timer to try and refill the ring,
2597          * a temporary shortage may definitely kill the Rx process.
2598          * - disable the asic to try and avoid an overflow and kick it again
2599          *   after refill ?
2600          * - how do others driver handle this condition (Uh oh...).
2601          */
2602         if ((tp->dirty_rx + NUM_RX_DESC == tp->cur_rx) && netif_msg_intr(tp))
2603                 printk(KERN_EMERG "%s: Rx buffers exhausted\n", dev->name);
2604
2605         return count;
2606 }
2607
2608 /* The interrupt handler does all of the Rx thread work and cleans up after the Tx thread. */
2609 static irqreturn_t
2610 rtl8169_interrupt(int irq, void *dev_instance)
2611 {
2612         struct net_device *dev = (struct net_device *) dev_instance;
2613         struct rtl8169_private *tp = netdev_priv(dev);
2614         int boguscnt = max_interrupt_work;
2615         void __iomem *ioaddr = tp->mmio_addr;
2616         int status;
2617         int handled = 0;
2618
2619         do {
2620                 status = RTL_R16(IntrStatus);
2621
2622                 /* hotplug/major error/no more work/shared irq */
2623                 if ((status == 0xFFFF) || !status)
2624                         break;
2625
2626                 handled = 1;
2627
2628                 if (unlikely(!netif_running(dev))) {
2629                         rtl8169_asic_down(ioaddr);
2630                         goto out;
2631                 }
2632
2633                 status &= tp->intr_mask;
2634                 RTL_W16(IntrStatus,
2635                         (status & RxFIFOOver) ? (status | RxOverflow) : status);
2636
2637                 if (!(status & rtl8169_intr_mask))
2638                         break;
2639
2640                 if (unlikely(status & SYSErr)) {
2641                         rtl8169_pcierr_interrupt(dev);
2642                         break;
2643                 }
2644
2645                 if (status & LinkChg)
2646                         rtl8169_check_link_status(dev, tp, ioaddr);
2647
2648 #ifdef CONFIG_R8169_NAPI
2649                 RTL_W16(IntrMask, rtl8169_intr_mask & ~rtl8169_napi_event);
2650                 tp->intr_mask = ~rtl8169_napi_event;
2651
2652                 if (likely(netif_rx_schedule_prep(dev)))
2653                         __netif_rx_schedule(dev);
2654                 else if (netif_msg_intr(tp)) {
2655                         printk(KERN_INFO "%s: interrupt %04x taken in poll\n",
2656                                dev->name, status);
2657                 }
2658                 break;
2659 #else
2660                 /* Rx interrupt */
2661                 if (status & (RxOK | RxOverflow | RxFIFOOver)) {
2662                         rtl8169_rx_interrupt(dev, tp, ioaddr);
2663                 }
2664                 /* Tx interrupt */
2665                 if (status & (TxOK | TxErr))
2666                         rtl8169_tx_interrupt(dev, tp, ioaddr);
2667 #endif
2668
2669                 boguscnt--;
2670         } while (boguscnt > 0);
2671
2672         if (boguscnt <= 0) {
2673                 if (netif_msg_intr(tp) && net_ratelimit() ) {
2674                         printk(KERN_WARNING
2675                                "%s: Too much work at interrupt!\n", dev->name);
2676                 }
2677                 /* Clear all interrupt sources. */
2678                 RTL_W16(IntrStatus, 0xffff);
2679         }
2680 out:
2681         return IRQ_RETVAL(handled);
2682 }
2683
2684 #ifdef CONFIG_R8169_NAPI
2685 static int rtl8169_poll(struct net_device *dev, int *budget)
2686 {
2687         unsigned int work_done, work_to_do = min(*budget, dev->quota);
2688         struct rtl8169_private *tp = netdev_priv(dev);
2689         void __iomem *ioaddr = tp->mmio_addr;
2690
2691         work_done = rtl8169_rx_interrupt(dev, tp, ioaddr);
2692         rtl8169_tx_interrupt(dev, tp, ioaddr);
2693
2694         *budget -= work_done;
2695         dev->quota -= work_done;
2696
2697         if (work_done < work_to_do) {
2698                 netif_rx_complete(dev);
2699                 tp->intr_mask = 0xffff;
2700                 /*
2701                  * 20040426: the barrier is not strictly required but the
2702                  * behavior of the irq handler could be less predictable
2703                  * without it. Btw, the lack of flush for the posted pci
2704                  * write is safe - FR
2705                  */
2706                 smp_wmb();
2707                 RTL_W16(IntrMask, rtl8169_intr_mask);
2708         }
2709
2710         return (work_done >= work_to_do);
2711 }
2712 #endif
2713
2714 static void rtl8169_down(struct net_device *dev)
2715 {
2716         struct rtl8169_private *tp = netdev_priv(dev);
2717         void __iomem *ioaddr = tp->mmio_addr;
2718         unsigned int poll_locked = 0;
2719         unsigned int intrmask;
2720
2721         rtl8169_delete_timer(dev);
2722
2723         netif_stop_queue(dev);
2724
2725         flush_scheduled_work();
2726
2727 core_down:
2728         spin_lock_irq(&tp->lock);
2729
2730         rtl8169_asic_down(ioaddr);
2731
2732         /* Update the error counts. */
2733         tp->stats.rx_missed_errors += RTL_R32(RxMissed);
2734         RTL_W32(RxMissed, 0);
2735
2736         spin_unlock_irq(&tp->lock);
2737
2738         synchronize_irq(dev->irq);
2739
2740         if (!poll_locked) {
2741                 netif_poll_disable(dev);
2742                 poll_locked++;
2743         }
2744
2745         /* Give a racing hard_start_xmit a few cycles to complete. */
2746         synchronize_sched();  /* FIXME: should this be synchronize_irq()? */
2747
2748         /*
2749          * And now for the 50k$ question: are IRQ disabled or not ?
2750          *
2751          * Two paths lead here:
2752          * 1) dev->close
2753          *    -> netif_running() is available to sync the current code and the
2754          *       IRQ handler. See rtl8169_interrupt for details.
2755          * 2) dev->change_mtu
2756          *    -> rtl8169_poll can not be issued again and re-enable the
2757          *       interruptions. Let's simply issue the IRQ down sequence again.
2758          *
2759          * No loop if hotpluged or major error (0xffff).
2760          */
2761         intrmask = RTL_R16(IntrMask);
2762         if (intrmask && (intrmask != 0xffff))
2763                 goto core_down;
2764
2765         rtl8169_tx_clear(tp);
2766
2767         rtl8169_rx_clear(tp);
2768 }
2769
2770 static int rtl8169_close(struct net_device *dev)
2771 {
2772         struct rtl8169_private *tp = netdev_priv(dev);
2773         struct pci_dev *pdev = tp->pci_dev;
2774
2775         rtl8169_down(dev);
2776
2777         free_irq(dev->irq, dev);
2778
2779         netif_poll_enable(dev);
2780
2781         pci_free_consistent(pdev, R8169_RX_RING_BYTES, tp->RxDescArray,
2782                             tp->RxPhyAddr);
2783         pci_free_consistent(pdev, R8169_TX_RING_BYTES, tp->TxDescArray,
2784                             tp->TxPhyAddr);
2785         tp->TxDescArray = NULL;
2786         tp->RxDescArray = NULL;
2787
2788         return 0;
2789 }
2790
2791 static void
2792 rtl8169_set_rx_mode(struct net_device *dev)
2793 {
2794         struct rtl8169_private *tp = netdev_priv(dev);
2795         void __iomem *ioaddr = tp->mmio_addr;
2796         unsigned long flags;
2797         u32 mc_filter[2];       /* Multicast hash filter */
2798         int i, rx_mode;
2799         u32 tmp = 0;
2800
2801         if (dev->flags & IFF_PROMISC) {
2802                 /* Unconditionally log net taps. */
2803                 if (netif_msg_link(tp)) {
2804                         printk(KERN_NOTICE "%s: Promiscuous mode enabled.\n",
2805                                dev->name);
2806                 }
2807                 rx_mode =
2808                     AcceptBroadcast | AcceptMulticast | AcceptMyPhys |
2809                     AcceptAllPhys;
2810                 mc_filter[1] = mc_filter[0] = 0xffffffff;
2811         } else if ((dev->mc_count > multicast_filter_limit)
2812                    || (dev->flags & IFF_ALLMULTI)) {
2813                 /* Too many to filter perfectly -- accept all multicasts. */
2814                 rx_mode = AcceptBroadcast | AcceptMulticast | AcceptMyPhys;
2815                 mc_filter[1] = mc_filter[0] = 0xffffffff;
2816         } else {
2817                 struct dev_mc_list *mclist;
2818                 rx_mode = AcceptBroadcast | AcceptMyPhys;
2819                 mc_filter[1] = mc_filter[0] = 0;
2820                 for (i = 0, mclist = dev->mc_list; mclist && i < dev->mc_count;
2821                      i++, mclist = mclist->next) {
2822                         int bit_nr = ether_crc(ETH_ALEN, mclist->dmi_addr) >> 26;
2823                         mc_filter[bit_nr >> 5] |= 1 << (bit_nr & 31);
2824                         rx_mode |= AcceptMulticast;
2825                 }
2826         }
2827
2828         spin_lock_irqsave(&tp->lock, flags);
2829
2830         tmp = rtl8169_rx_config | rx_mode |
2831               (RTL_R32(RxConfig) & rtl_chip_info[tp->chipset].RxConfigMask);
2832
2833         if ((tp->mac_version == RTL_GIGA_MAC_VER_11) ||
2834             (tp->mac_version == RTL_GIGA_MAC_VER_12) ||
2835             (tp->mac_version == RTL_GIGA_MAC_VER_13) ||
2836             (tp->mac_version == RTL_GIGA_MAC_VER_14) ||
2837             (tp->mac_version == RTL_GIGA_MAC_VER_15)) {
2838                 mc_filter[0] = 0xffffffff;
2839                 mc_filter[1] = 0xffffffff;
2840         }
2841
2842         RTL_W32(RxConfig, tmp);
2843         RTL_W32(MAR0 + 0, mc_filter[0]);
2844         RTL_W32(MAR0 + 4, mc_filter[1]);
2845
2846         spin_unlock_irqrestore(&tp->lock, flags);
2847 }
2848
2849 /**
2850  *  rtl8169_get_stats - Get rtl8169 read/write statistics
2851  *  @dev: The Ethernet Device to get statistics for
2852  *
2853  *  Get TX/RX statistics for rtl8169
2854  */
2855 static struct net_device_stats *rtl8169_get_stats(struct net_device *dev)
2856 {
2857         struct rtl8169_private *tp = netdev_priv(dev);
2858         void __iomem *ioaddr = tp->mmio_addr;
2859         unsigned long flags;
2860
2861         if (netif_running(dev)) {
2862                 spin_lock_irqsave(&tp->lock, flags);
2863                 tp->stats.rx_missed_errors += RTL_R32(RxMissed);
2864                 RTL_W32(RxMissed, 0);
2865                 spin_unlock_irqrestore(&tp->lock, flags);
2866         }
2867
2868         return &tp->stats;
2869 }
2870
2871 #ifdef CONFIG_PM
2872
2873 static int rtl8169_suspend(struct pci_dev *pdev, pm_message_t state)
2874 {
2875         struct net_device *dev = pci_get_drvdata(pdev);
2876         struct rtl8169_private *tp = netdev_priv(dev);
2877         void __iomem *ioaddr = tp->mmio_addr;
2878
2879         if (!netif_running(dev))
2880                 goto out;
2881
2882         netif_device_detach(dev);
2883         netif_stop_queue(dev);
2884
2885         spin_lock_irq(&tp->lock);
2886
2887         rtl8169_asic_down(ioaddr);
2888
2889         tp->stats.rx_missed_errors += RTL_R32(RxMissed);
2890         RTL_W32(RxMissed, 0);
2891
2892         spin_unlock_irq(&tp->lock);
2893
2894         pci_save_state(pdev);
2895         pci_enable_wake(pdev, pci_choose_state(pdev, state), tp->wol_enabled);
2896         pci_set_power_state(pdev, pci_choose_state(pdev, state));
2897 out:
2898         return 0;
2899 }
2900
2901 static int rtl8169_resume(struct pci_dev *pdev)
2902 {
2903         struct net_device *dev = pci_get_drvdata(pdev);
2904
2905         if (!netif_running(dev))
2906                 goto out;
2907
2908         netif_device_attach(dev);
2909
2910         pci_set_power_state(pdev, PCI_D0);
2911         pci_restore_state(pdev);
2912         pci_enable_wake(pdev, PCI_D0, 0);
2913
2914         rtl8169_schedule_work(dev, rtl8169_reset_task);
2915 out:
2916         return 0;
2917 }
2918
2919 #endif /* CONFIG_PM */
2920
2921 static struct pci_driver rtl8169_pci_driver = {
2922         .name           = MODULENAME,
2923         .id_table       = rtl8169_pci_tbl,
2924         .probe          = rtl8169_init_one,
2925         .remove         = __devexit_p(rtl8169_remove_one),
2926 #ifdef CONFIG_PM
2927         .suspend        = rtl8169_suspend,
2928         .resume         = rtl8169_resume,
2929 #endif
2930 };
2931
2932 static int __init
2933 rtl8169_init_module(void)
2934 {
2935         return pci_register_driver(&rtl8169_pci_driver);
2936 }
2937
2938 static void __exit
2939 rtl8169_cleanup_module(void)
2940 {
2941         pci_unregister_driver(&rtl8169_pci_driver);
2942 }
2943
2944 module_init(rtl8169_init_module);
2945 module_exit(rtl8169_cleanup_module);