arch/x86/kernel/quirks.c

   1 /*
   2  * This file contains work-arounds for x86 and x86_64 platform bugs.
   3  */
   4 #include <linux/pci.h>
   5 #include <linux/irq.h>
   6
   7 #include <asm/hpet.h>
   8
   9 #if defined(CONFIG_X86_IO_APIC) && defined(CONFIG_SMP) && defined(CONFIG_PCI)
  10
  11 static void __devinit quirk_intel_irqbalance(struct pci_dev *dev)
  12 {
  13         u8 config, rev;
  14         u16 word;
  15
  16         /* BIOS may enable hardware IRQ balancing for
  17          * E7520/E7320/E7525(revision ID 0x9 and below)
  18          * based platforms.
  19          * Disable SW irqbalance/affinity on those platforms.
  20          */
  21         pci_read_config_byte(dev, PCI_CLASS_REVISION, &rev);
  22         if (rev > 0x9)
  23                 return;
  24
  25         /* enable access to config space*/
  26         pci_read_config_byte(dev, 0xf4, &config);
  27         pci_write_config_byte(dev, 0xf4, config|0x2);
  28
  29         /*
  30          * read xTPR register.  We may not have a pci_dev for device 8
  31          * because it might be hidden until the above write.
  32          */
  33         pci_bus_read_config_word(dev->bus, PCI_DEVFN(8, 0), 0x4c, &word);
  34
  35         if (!(word & (1 << 13))) {
  36                 dev_info(&dev->dev, "Intel E7520/7320/7525 detected; "
  37                         "disabling irq balancing and affinity\n");
  38 #ifdef CONFIG_IRQBALANCE
  39                 irqbalance_disable("");
  40 #endif
  41                 noirqdebug_setup("");
  42 #ifdef CONFIG_PROC_FS
  43                 no_irq_affinity = 1;
  44 #endif
  45         }
  46
  47         /* put back the original value for config space*/
  48         if (!(config & 0x2))
  49                 pci_write_config_byte(dev, 0xf4, config);
  50 }
  51 DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_E7320_MCH,
  52                         quirk_intel_irqbalance);
  53 DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_E7525_MCH,
  54                         quirk_intel_irqbalance);
  55 DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_E7520_MCH,
  56                         quirk_intel_irqbalance);
  57 #endif
  58
  59 #if defined(CONFIG_HPET_TIMER)
  60 unsigned long force_hpet_address;
  61
  62 static enum {
  63         NONE_FORCE_HPET_RESUME,
  64         OLD_ICH_FORCE_HPET_RESUME,
  65         ICH_FORCE_HPET_RESUME,
  66         VT8237_FORCE_HPET_RESUME,
  67         NVIDIA_FORCE_HPET_RESUME,
  68         ATI_FORCE_HPET_RESUME,
  69 } force_hpet_resume_type;
  70
  71 static void __iomem *rcba_base;
  72
  73 static void ich_force_hpet_resume(void)
  74 {
  75         u32 val;
  76
  77         if (!force_hpet_address)
  78                 return;
  79
  80         if (rcba_base == NULL)
  81                 BUG();
  82
  83         /* read the Function Disable register, dword mode only */
  84         val = readl(rcba_base + 0x3404);
  85         if (!(val & 0x80)) {
  86                 /* HPET disabled in HPTC. Trying to enable */
  87                 writel(val | 0x80, rcba_base + 0x3404);
  88         }
  89
  90         val = readl(rcba_base + 0x3404);
  91         if (!(val & 0x80))
  92                 BUG();
  93         else
  94                 printk(KERN_DEBUG "Force enabled HPET at resume\n");
  95
  96         return;
  97 }
  98
  99 static void ich_force_enable_hpet(struct pci_dev *dev)
 100 {
 101         u32 val;
 102         u32 uninitialized_var(rcba);
 103         int err = 0;
 104
 105         if (hpet_address || force_hpet_address)
 106                 return;
 107
 108         pci_read_config_dword(dev, 0xF0, &rcba);
 109         rcba &= 0xFFFFC000;
 110         if (rcba == 0) {
 111                 dev_printk(KERN_DEBUG, &dev->dev, "RCBA disabled; "
 112                         "cannot force enable HPET\n");
 113                 return;
 114         }
 115
 116         /* use bits 31:14, 16 kB aligned */
 117         rcba_base = ioremap_nocache(rcba, 0x4000);
 118         if (rcba_base == NULL) {
 119                 dev_printk(KERN_DEBUG, &dev->dev, "ioremap failed; "
 120                         "cannot force enable HPET\n");
 121                 return;
 122         }
 123
 124         /* read the Function Disable register, dword mode only */
 125         val = readl(rcba_base + 0x3404);
 126
 127         if (val & 0x80) {
 128                 /* HPET is enabled in HPTC. Just not reported by BIOS */
 129                 val = val & 0x3;
 130                 force_hpet_address = 0xFED00000 | (val << 12);
 131                 dev_printk(KERN_DEBUG, &dev->dev, "Force enabled HPET at "
 132                         "0x%lx\n", force_hpet_address);
 133                 iounmap(rcba_base);
 134                 return;
 135         }
 136
 137         /* HPET disabled in HPTC. Trying to enable */
 138         writel(val | 0x80, rcba_base + 0x3404);
 139
 140         val = readl(rcba_base + 0x3404);
 141         if (!(val & 0x80)) {
 142                 err = 1;
 143         } else {
 144                 val = val & 0x3;
 145                 force_hpet_address = 0xFED00000 | (val << 12);
 146         }
 147
 148         if (err) {
 149                 force_hpet_address = 0;
 150                 iounmap(rcba_base);
 151                 dev_printk(KERN_DEBUG, &dev->dev,
 152                         "Failed to force enable HPET\n");
 153         } else {
 154                 force_hpet_resume_type = ICH_FORCE_HPET_RESUME;
 155                 dev_printk(KERN_DEBUG, &dev->dev, "Force enabled HPET at "
 156                         "0x%lx\n", force_hpet_address);
 157         }
 158 }
 159
 160 DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ESB2_0,
 161                          ich_force_enable_hpet);
 162 DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ICH6_0,
 163                          ich_force_enable_hpet);
 164 DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ICH6_1,
 165                          ich_force_enable_hpet);
 166 DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ICH7_0,
 167                          ich_force_enable_hpet);
 168 DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ICH7_1,
 169                          ich_force_enable_hpet);
 170 DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ICH7_31,
 171                          ich_force_enable_hpet);
 172 DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ICH8_1,
 173                          ich_force_enable_hpet);
 174 DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ICH9_7,
 175                          ich_force_enable_hpet);
 176
 177
 178 static struct pci_dev *cached_dev;
 179
 180 static void hpet_print_force_info(void)
 181 {
 182         printk(KERN_INFO "HPET not enabled in BIOS. "
 183                "You might try hpet=force boot option\n");
 184 }
 185
 186 static void old_ich_force_hpet_resume(void)
 187 {
 188         u32 val;
 189         u32 uninitialized_var(gen_cntl);
 190
 191         if (!force_hpet_address || !cached_dev)
 192                 return;
 193
 194         pci_read_config_dword(cached_dev, 0xD0, &gen_cntl);
 195         gen_cntl &= (~(0x7 << 15));
 196         gen_cntl |= (0x4 << 15);
 197
 198         pci_write_config_dword(cached_dev, 0xD0, gen_cntl);
 199         pci_read_config_dword(cached_dev, 0xD0, &gen_cntl);
 200         val = gen_cntl >> 15;
 201         val &= 0x7;
 202         if (val == 0x4)
 203                 printk(KERN_DEBUG "Force enabled HPET at resume\n");
 204         else
 205                 BUG();
 206 }
 207
 208 static void old_ich_force_enable_hpet(struct pci_dev *dev)
 209 {
 210         u32 val;
 211         u32 uninitialized_var(gen_cntl);
 212
 213         if (hpet_address || force_hpet_address)
 214                 return;
 215
 216         pci_read_config_dword(dev, 0xD0, &gen_cntl);
 217         /*
 218          * Bit 17 is HPET enable bit.
 219          * Bit 16:15 control the HPET base address.
 220          */
 221         val = gen_cntl >> 15;
 222         val &= 0x7;
 223         if (val & 0x4) {
 224                 val &= 0x3;
 225                 force_hpet_address = 0xFED00000 | (val << 12);
 226                 dev_printk(KERN_DEBUG, &dev->dev, "HPET at 0x%lx\n",
 227                         force_hpet_address);
 228                 return;
 229         }
 230
 231         /*
 232          * HPET is disabled. Trying enabling at FED00000 and check
 233          * whether it sticks
 234          */
 235         gen_cntl &= (~(0x7 << 15));
 236         gen_cntl |= (0x4 << 15);
 237         pci_write_config_dword(dev, 0xD0, gen_cntl);
 238
 239         pci_read_config_dword(dev, 0xD0, &gen_cntl);
 240
 241         val = gen_cntl >> 15;
 242         val &= 0x7;
 243         if (val & 0x4) {
 244                 /* HPET is enabled in HPTC. Just not reported by BIOS */
 245                 val &= 0x3;
 246                 force_hpet_address = 0xFED00000 | (val << 12);
 247                 dev_printk(KERN_DEBUG, &dev->dev, "Force enabled HPET at "
 248                         "0x%lx\n", force_hpet_address);
 249                 cached_dev = dev;
 250                 force_hpet_resume_type = OLD_ICH_FORCE_HPET_RESUME;
 251                 return;
 252         }
 253
 254         dev_printk(KERN_DEBUG, &dev->dev, "Failed to force enable HPET\n");
 255 }
 256
 257 /*
 258  * Undocumented chipset features. Make sure that the user enforced
 259  * this.
 260  */
 261 static void old_ich_force_enable_hpet_user(struct pci_dev *dev)
 262 {
 263         if (hpet_force_user)
 264                 old_ich_force_enable_hpet(dev);
 265         else
 266                 hpet_print_force_info();
 267 }
 268
 269 DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801CA_0,
 270                          old_ich_force_enable_hpet_user);
 271 DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801CA_12,
 272                          old_ich_force_enable_hpet_user);
 273 DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801DB_0,
 274                          old_ich_force_enable_hpet_user);
 275 DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801DB_12,
 276                          old_ich_force_enable_hpet_user);
 277 DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801EB_0,
 278                          old_ich_force_enable_hpet);
 279 DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801EB_12,
 280                          old_ich_force_enable_hpet);
 281
 282
 283 static void vt8237_force_hpet_resume(void)
 284 {
 285         u32 val;
 286
 287         if (!force_hpet_address || !cached_dev)
 288                 return;
 289
 290         val = 0xfed00000 | 0x80;
 291         pci_write_config_dword(cached_dev, 0x68, val);
 292
 293         pci_read_config_dword(cached_dev, 0x68, &val);
 294         if (val & 0x80)
 295                 printk(KERN_DEBUG "Force enabled HPET at resume\n");
 296         else
 297                 BUG();
 298 }
 299
 300 static void vt8237_force_enable_hpet(struct pci_dev *dev)
 301 {
 302         u32 uninitialized_var(val);
 303
 304         if (hpet_address || force_hpet_address)
 305                 return;
 306
 307         if (!hpet_force_user) {
 308                 hpet_print_force_info();
 309                 return;
 310         }
 311
 312         pci_read_config_dword(dev, 0x68, &val);
 313         /*
 314          * Bit 7 is HPET enable bit.
 315          * Bit 31:10 is HPET base address (contrary to what datasheet claims)
 316          */
 317         if (val & 0x80) {
 318                 force_hpet_address = (val & ~0x3ff);
 319                 dev_printk(KERN_DEBUG, &dev->dev, "HPET at 0x%lx\n",
 320                         force_hpet_address);
 321                 return;
 322         }
 323
 324         /*
 325          * HPET is disabled. Trying enabling at FED00000 and check
 326          * whether it sticks
 327          */
 328         val = 0xfed00000 | 0x80;
 329         pci_write_config_dword(dev, 0x68, val);
 330
 331         pci_read_config_dword(dev, 0x68, &val);
 332         if (val & 0x80) {
 333                 force_hpet_address = (val & ~0x3ff);
 334                 dev_printk(KERN_DEBUG, &dev->dev, "Force enabled HPET at "
 335                         "0x%lx\n", force_hpet_address);
 336                 cached_dev = dev;
 337                 force_hpet_resume_type = VT8237_FORCE_HPET_RESUME;
 338                 return;
 339         }
 340
 341         dev_printk(KERN_DEBUG, &dev->dev, "Failed to force enable HPET\n");
 342 }
 343
 344 DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_8235,
 345                          vt8237_force_enable_hpet);
 346 DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_8237,
 347                          vt8237_force_enable_hpet);
 348
 349 static void ati_force_hpet_resume(void)
 350 {
 351         pci_write_config_dword(cached_dev, 0x14, 0xfed00000);
 352         printk(KERN_DEBUG "Force enabled HPET at resume\n");
 353 }
 354
 355 static void ati_force_enable_hpet(struct pci_dev *dev)
 356 {
 357         u32 uninitialized_var(val);
 358
 359         if (hpet_address || force_hpet_address)
 360                 return;
 361
 362         if (!hpet_force_user) {
 363                 hpet_print_force_info();
 364                 return;
 365         }
 366
 367         pci_write_config_dword(dev, 0x14, 0xfed00000);
 368         pci_read_config_dword(dev, 0x14, &val);
 369         force_hpet_address = val;
 370         force_hpet_resume_type = ATI_FORCE_HPET_RESUME;
 371         dev_printk(KERN_DEBUG, &dev->dev, "Force enabled HPET at 0x%lx\n",
 372                    force_hpet_address);
 373         cached_dev = dev;
 374         return;
 375 }
 376 DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_IXP400_SMBUS,
 377                          ati_force_enable_hpet);
 378
 379 /*
 380  * Undocumented chipset feature taken from LinuxBIOS.
 381  */
 382 static void nvidia_force_hpet_resume(void)
 383 {
 384         pci_write_config_dword(cached_dev, 0x44, 0xfed00001);
 385         printk(KERN_DEBUG "Force enabled HPET at resume\n");
 386 }
 387
 388 static void nvidia_force_enable_hpet(struct pci_dev *dev)
 389 {
 390         u32 uninitialized_var(val);
 391
 392         if (hpet_address || force_hpet_address)
 393                 return;
 394
 395         if (!hpet_force_user) {
 396                 hpet_print_force_info();
 397                 return;
 398         }
 399
 400         pci_write_config_dword(dev, 0x44, 0xfed00001);
 401         pci_read_config_dword(dev, 0x44, &val);
 402         force_hpet_address = val & 0xfffffffe;
 403         force_hpet_resume_type = NVIDIA_FORCE_HPET_RESUME;
 404         dev_printk(KERN_DEBUG, &dev->dev, "Force enabled HPET at 0x%lx\n",
 405                 force_hpet_address);
 406         cached_dev = dev;
 407         return;
 408 }
 409
 410 /* ISA Bridges */
 411 DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_NVIDIA, 0x0050,
 412                         nvidia_force_enable_hpet);
 413 DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_NVIDIA, 0x0051,
 414                         nvidia_force_enable_hpet);
 415
 416 /* LPC bridges */
 417 DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_NVIDIA, 0x0260,
 418                         nvidia_force_enable_hpet);
 419 DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_NVIDIA, 0x0360,
 420                         nvidia_force_enable_hpet);
 421 DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_NVIDIA, 0x0361,
 422                         nvidia_force_enable_hpet);
 423 DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_NVIDIA, 0x0362,
 424                         nvidia_force_enable_hpet);
 425 DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_NVIDIA, 0x0363,
 426                         nvidia_force_enable_hpet);
 427 DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_NVIDIA, 0x0364,
 428                         nvidia_force_enable_hpet);
 429 DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_NVIDIA, 0x0365,
 430                         nvidia_force_enable_hpet);
 431 DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_NVIDIA, 0x0366,
 432                         nvidia_force_enable_hpet);
 433 DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_NVIDIA, 0x0367,
 434                         nvidia_force_enable_hpet);
 435
 436 void force_hpet_resume(void)
 437 {
 438         switch (force_hpet_resume_type) {
 439         case ICH_FORCE_HPET_RESUME:
 440                 ich_force_hpet_resume();
 441                 return;
 442         case OLD_ICH_FORCE_HPET_RESUME:
 443                 old_ich_force_hpet_resume();
 444                 return;
 445         case VT8237_FORCE_HPET_RESUME:
 446                 vt8237_force_hpet_resume();
 447                 return;
 448         case NVIDIA_FORCE_HPET_RESUME:
 449                 nvidia_force_hpet_resume();
 450                 return;
 451         case ATI_FORCE_HPET_RESUME:
 452                 ati_force_hpet_resume();
 453                 return;
 454         default:
 455                 break;
 456         }
 457 }
 458
 459 #endif