arch/blackfin/mach-bf527/boards/tll6527m.c

   1 /* File:        arch/blackfin/mach-bf527/boards/tll6527m.c
   2  * Based on:    arch/blackfin/mach-bf527/boards/ezkit.c
   3  * Author:      Ashish Gupta
   4  *
   5  * Copyright: 2010 - The Learning Labs Inc.
   6  *
   7  * Licensed under the GPL-2 or later.
   8  */
   9
  10 #include <linux/device.h>
  11 #include <linux/export.h>
  12 #include <linux/platform_device.h>
  13 #include <linux/mtd/mtd.h>
  14 #include <linux/mtd/partitions.h>
  15 #include <linux/mtd/physmap.h>
  16 #include <linux/spi/spi.h>
  17 #include <linux/spi/flash.h>
  18 #include <linux/i2c.h>
  19 #include <linux/irq.h>
  20 #include <linux/interrupt.h>
  21 #include <linux/usb/musb.h>
  22 #include <linux/leds.h>
  23 #include <linux/input.h>
  24 #include <asm/dma.h>
  25 #include <asm/bfin5xx_spi.h>
  26 #include <asm/reboot.h>
  27 #include <asm/nand.h>
  28 #include <asm/portmux.h>
  29 #include <asm/dpmc.h>
  30
  31 #if defined(CONFIG_TOUCHSCREEN_AD7879) \
  32         || defined(CONFIG_TOUCHSCREEN_AD7879_MODULE)
  33 #include <linux/spi/ad7879.h>
  34 #define LCD_BACKLIGHT_GPIO 0x40
  35 /* TLL6527M uses TLL7UIQ35 / ADI LCD EZ Extender. AD7879 AUX GPIO is used for
  36  * LCD Backlight Enable
  37  */
  38 #endif
  39
  40 /*
  41  * Name the Board for the /proc/cpuinfo
  42  */
  43 const char bfin_board_name[] = "TLL6527M";
  44 /*
  45  *  Driver needs to know address, irq and flag pin.
  46  */
  47
  48 #if defined(CONFIG_USB_MUSB_HDRC) || defined(CONFIG_USB_MUSB_HDRC_MODULE)
  49 static struct resource musb_resources[] = {
  50         [0] = {
  51                 .start  = 0xffc03800,
  52                 .end    = 0xffc03cff,
  53                 .flags  = IORESOURCE_MEM,
  54         },
  55         [1] = { /* general IRQ */
  56                 .start  = IRQ_USB_INT0,
  57                 .end    = IRQ_USB_INT0,
  58                 .flags  = IORESOURCE_IRQ | IORESOURCE_IRQ_HIGHLEVEL,
  59         },
  60         [2] = { /* DMA IRQ */
  61                 .start  = IRQ_USB_DMA,
  62                 .end    = IRQ_USB_DMA,
  63                 .flags  = IORESOURCE_IRQ | IORESOURCE_IRQ_HIGHLEVEL,
  64         },
  65 };
  66
  67 static struct musb_hdrc_config musb_config = {
  68         .multipoint     = 0,
  69         .dyn_fifo       = 0,
  70         .soft_con       = 1,
  71         .dma            = 1,
  72         .num_eps        = 8,
  73         .dma_channels   = 8,
  74         /*.gpio_vrsel   = GPIO_PG13,*/
  75         /* Some custom boards need to be active low, just set it to "0"
  76          * if it is the case.
  77          */
  78         .gpio_vrsel_active      = 1,
  79 };
  80
  81 static struct musb_hdrc_platform_data musb_plat = {
  82 #if defined(CONFIG_USB_MUSB_OTG)
  83         .mode           = MUSB_OTG,
  84 #elif defined(CONFIG_USB_MUSB_HDRC_HCD)
  85         .mode           = MUSB_HOST,
  86 #elif defined(CONFIG_USB_GADGET_MUSB_HDRC)
  87         .mode           = MUSB_PERIPHERAL,
  88 #endif
  89         .config         = &musb_config,
  90 };
  91
  92 static u64 musb_dmamask = ~(u32)0;
  93
  94 static struct platform_device musb_device = {
  95         .name           = "musb-blackfin",
  96         .id             = 0,
  97         .dev = {
  98                 .dma_mask               = &musb_dmamask,
  99                 .coherent_dma_mask      = 0xffffffff,
 100                 .platform_data          = &musb_plat,
 101         },
 102         .num_resources  = ARRAY_SIZE(musb_resources),
 103         .resource       = musb_resources,
 104 };
 105 #endif
 106
 107 #if defined(CONFIG_FB_BFIN_LQ035Q1) || defined(CONFIG_FB_BFIN_LQ035Q1_MODULE)
 108 #include <asm/bfin-lq035q1.h>
 109
 110 static struct bfin_lq035q1fb_disp_info bfin_lq035q1_data = {
 111         .mode = LQ035_NORM | LQ035_RGB | LQ035_RL | LQ035_TB,
 112         .ppi_mode = USE_RGB565_16_BIT_PPI,
 113         .use_bl = 1,
 114         .gpio_bl = LCD_BACKLIGHT_GPIO,
 115 };
 116
 117 static struct resource bfin_lq035q1_resources[] = {
 118         {
 119                 .start = IRQ_PPI_ERROR,
 120                 .end = IRQ_PPI_ERROR,
 121                 .flags = IORESOURCE_IRQ,
 122         },
 123 };
 124
 125 static struct platform_device bfin_lq035q1_device = {
 126         .name           = "bfin-lq035q1",
 127         .id             = -1,
 128         .num_resources  = ARRAY_SIZE(bfin_lq035q1_resources),
 129         .resource       = bfin_lq035q1_resources,
 130         .dev            = {
 131                 .platform_data = &bfin_lq035q1_data,
 132         },
 133 };
 134 #endif
 135
 136 #if defined(CONFIG_MTD_GPIO_ADDR) || defined(CONFIG_MTD_GPIO_ADDR_MODULE)
 137 static struct mtd_partition tll6527m_partitions[] = {
 138         {
 139                 .name       = "bootloader(nor)",
 140                 .size       = 0xA0000,
 141                 .offset     = 0,
 142         }, {
 143                 .name       = "linux kernel(nor)",
 144                 .size       = 0xD00000,
 145                 .offset     = MTDPART_OFS_APPEND,
 146         }, {
 147                 .name       = "file system(nor)",
 148                 .size       = MTDPART_SIZ_FULL,
 149                 .offset     = MTDPART_OFS_APPEND,
 150         }
 151 };
 152
 153 static struct physmap_flash_data tll6527m_flash_data = {
 154         .width      = 2,
 155         .parts      = tll6527m_partitions,
 156         .nr_parts   = ARRAY_SIZE(tll6527m_partitions),
 157 };
 158
 159 static unsigned tll6527m_flash_gpios[] = { GPIO_PG11, GPIO_PH11, GPIO_PH12 };
 160
 161 static struct resource tll6527m_flash_resource[] = {
 162         {
 163                 .name  = "cfi_probe",
 164                 .start = 0x20000000,
 165                 .end   = 0x201fffff,
 166                 .flags = IORESOURCE_MEM,
 167         }, {
 168                 .start = (unsigned long)tll6527m_flash_gpios,
 169                 .end   = ARRAY_SIZE(tll6527m_flash_gpios),
 170                 .flags = IORESOURCE_IRQ,
 171         }
 172 };
 173
 174 static struct platform_device tll6527m_flash_device = {
 175         .name          = "gpio-addr-flash",
 176         .id            = 0,
 177         .dev = {
 178                 .platform_data = &tll6527m_flash_data,
 179         },
 180         .num_resources = ARRAY_SIZE(tll6527m_flash_resource),
 181         .resource      = tll6527m_flash_resource,
 182 };
 183 #endif
 184
 185 #if defined(CONFIG_GPIO_DECODER) || defined(CONFIG_GPIO_DECODER_MODULE)
 186 /* An SN74LVC138A 3:8 decoder chip has been used to generate 7 augmented
 187  * outputs used as SPI CS lines for all SPI SLAVE devices on TLL6527v1-0.
 188  * EXP_GPIO_SPISEL_BASE is the base number for the expanded outputs being
 189  * used as SPI CS lines, this should be > MAX_BLACKFIN_GPIOS
 190  */
 191 #include <linux/gpio-decoder.h>
 192 #define EXP_GPIO_SPISEL_BASE 0x64
 193 static unsigned gpio_addr_inputs[] = {
 194         GPIO_PG1, GPIO_PH9, GPIO_PH10
 195 };
 196
 197 static struct gpio_decoder_platform_data spi_decoded_cs = {
 198         .base           = EXP_GPIO_SPISEL_BASE,
 199         .input_addrs    = gpio_addr_inputs,
 200         .nr_input_addrs = ARRAY_SIZE(gpio_addr_inputs),
 201         .default_output = 0,
 202 /*      .default_output = (1 << ARRAY_SIZE(gpio_addr_inputs)) - 1 */
 203 };
 204
 205 static struct platform_device spi_decoded_gpio = {
 206         .name   = "gpio-decoder",
 207         .id     = 0,
 208         .dev    = {
 209                 .platform_data = &spi_decoded_cs,
 210         },
 211 };
 212
 213 #else
 214 #define EXP_GPIO_SPISEL_BASE 0x0
 215
 216 #endif
 217
 218 #if defined(CONFIG_INPUT_ADXL34X) || defined(CONFIG_INPUT_ADXL34X_MODULE)
 219 #include <linux/input/adxl34x.h>
 220 static const struct adxl34x_platform_data adxl345_info = {
 221         .x_axis_offset = 0,
 222         .y_axis_offset = 0,
 223         .z_axis_offset = 0,
 224         .tap_threshold = 0x31,
 225         .tap_duration = 0x10,
 226         .tap_latency = 0x60,
 227         .tap_window = 0xF0,
 228         .tap_axis_control = ADXL_TAP_X_EN | ADXL_TAP_Y_EN | ADXL_TAP_Z_EN,
 229         .act_axis_control = 0xFF,
 230         .activity_threshold = 5,
 231         .inactivity_threshold = 2,
 232         .inactivity_time = 2,
 233         .free_fall_threshold = 0x7,
 234         .free_fall_time = 0x20,
 235         .data_rate = 0x8,
 236         .data_range = ADXL_FULL_RES,
 237
 238         .ev_type = EV_ABS,
 239         .ev_code_x = ABS_X,             /* EV_REL */
 240         .ev_code_y = ABS_Y,             /* EV_REL */
 241         .ev_code_z = ABS_Z,             /* EV_REL */
 242
 243         .ev_code_tap = {BTN_TOUCH, BTN_TOUCH, BTN_TOUCH}, /* EV_KEY x,y,z */
 244
 245 /*      .ev_code_ff = KEY_F,*/          /* EV_KEY */
 246         .ev_code_act_inactivity = KEY_A,        /* EV_KEY */
 247         .use_int2 = 1,
 248         .power_mode = ADXL_AUTO_SLEEP | ADXL_LINK,
 249         .fifo_mode = ADXL_FIFO_STREAM,
 250 };
 251 #endif
 252
 253 #if defined(CONFIG_RTC_DRV_BFIN) || defined(CONFIG_RTC_DRV_BFIN_MODULE)
 254 static struct platform_device rtc_device = {
 255         .name = "rtc-bfin",
 256         .id   = -1,
 257 };
 258 #endif
 259
 260 #if defined(CONFIG_BFIN_MAC) || defined(CONFIG_BFIN_MAC_MODULE)
 261 #include <linux/bfin_mac.h>
 262 static const unsigned short bfin_mac_peripherals[] = P_RMII0;
 263
 264 static struct bfin_phydev_platform_data bfin_phydev_data[] = {
 265         {
 266                 .addr = 1,
 267                 .irq = IRQ_MAC_PHYINT,
 268         },
 269 };
 270
 271 static struct bfin_mii_bus_platform_data bfin_mii_bus_data = {
 272         .phydev_number = 1,
 273         .phydev_data = bfin_phydev_data,
 274         .phy_mode = PHY_INTERFACE_MODE_RMII,
 275         .mac_peripherals = bfin_mac_peripherals,
 276 };
 277
 278 static struct platform_device bfin_mii_bus = {
 279         .name = "bfin_mii_bus",
 280         .dev = {
 281                 .platform_data = &bfin_mii_bus_data,
 282         }
 283 };
 284
 285 static struct platform_device bfin_mac_device = {
 286         .name = "bfin_mac",
 287         .dev = {
 288                 .platform_data = &bfin_mii_bus,
 289         }
 290 };
 291 #endif
 292
 293 #if defined(CONFIG_MTD_M25P80) \
 294         || defined(CONFIG_MTD_M25P80_MODULE)
 295 static struct mtd_partition bfin_spi_flash_partitions[] = {
 296         {
 297                 .name = "bootloader(spi)",
 298                 .size = 0x00040000,
 299                 .offset = 0,
 300                 .mask_flags = MTD_CAP_ROM
 301         }, {
 302                 .name = "linux kernel(spi)",
 303                 .size = MTDPART_SIZ_FULL,
 304                 .offset = MTDPART_OFS_APPEND,
 305         }
 306 };
 307
 308 static struct flash_platform_data bfin_spi_flash_data = {
 309         .name = "m25p80",
 310         .parts = bfin_spi_flash_partitions,
 311         .nr_parts = ARRAY_SIZE(bfin_spi_flash_partitions),
 312         .type = "m25p16",
 313 };
 314
 315 /* SPI flash chip (m25p64) */
 316 static struct bfin5xx_spi_chip spi_flash_chip_info = {
 317         .enable_dma = 0,         /* use dma transfer with this chip*/
 318 };
 319 #endif
 320
 321 #if defined(CONFIG_MMC_SPI) || defined(CONFIG_MMC_SPI_MODULE)
 322 static struct bfin5xx_spi_chip  mmc_spi_chip_info = {
 323         .enable_dma = 0,
 324 };
 325 #endif
 326
 327 #if defined(CONFIG_TOUCHSCREEN_AD7879) \
 328         || defined(CONFIG_TOUCHSCREEN_AD7879_MODULE)
 329 static const struct ad7879_platform_data bfin_ad7879_ts_info = {
 330         .model                  = 7879, /* Model = AD7879 */
 331         .x_plate_ohms           = 620,  /* 620 Ohm from the touch datasheet */
 332         .pressure_max           = 10000,
 333         .pressure_min           = 0,
 334         .first_conversion_delay = 3,
 335                                 /* wait 512us before do a first conversion */
 336         .acquisition_time       = 1,    /* 4us acquisition time per sample */
 337         .median                 = 2,    /* do 8 measurements */
 338         .averaging              = 1,
 339                                 /* take the average of 4 middle samples */
 340         .pen_down_acc_interval  = 255,  /* 9.4 ms */
 341         .gpio_export            = 1,    /* configure AUX as GPIO output*/
 342         .gpio_base              = LCD_BACKLIGHT_GPIO,
 343 };
 344 #endif
 345
 346 #if defined(CONFIG_SND_BF5XX_I2S) || defined(CONFIG_SND_BF5XX_I2S_MODULE)
 347 static struct platform_device bfin_i2s = {
 348         .name = "bfin-i2s",
 349         .id = CONFIG_SND_BF5XX_SPORT_NUM,
 350         /* TODO: add platform data here */
 351 };
 352 #endif
 353
 354 #if defined(CONFIG_GPIO_MCP23S08) || defined(CONFIG_GPIO_MCP23S08_MODULE)
 355 #include <linux/spi/mcp23s08.h>
 356 static const struct mcp23s08_platform_data bfin_mcp23s08_sys_gpio_info = {
 357         .chip[0].is_present = true,
 358         .base = 0x30,
 359 };
 360 static const struct mcp23s08_platform_data bfin_mcp23s08_usr_gpio_info = {
 361         .chip[2].is_present = true,
 362         .base = 0x38,
 363 };
 364 #endif
 365
 366 static struct spi_board_info bfin_spi_board_info[] __initdata = {
 367 #if defined(CONFIG_MTD_M25P80) \
 368         || defined(CONFIG_MTD_M25P80_MODULE)
 369         {
 370                 /* the modalias must be the same as spi device driver name */
 371                 .modalias = "m25p80", /* Name of spi_driver for this device */
 372                 .max_speed_hz = 25000000,
 373                                 /* max spi clock (SCK) speed in HZ */
 374                 .bus_num = 0, /* Framework bus number */
 375                 .chip_select = EXP_GPIO_SPISEL_BASE + 0x04 + MAX_CTRL_CS,
 376                 /* Can be connected to TLL6527M GPIO connector */
 377                 /* Either SPI_ADC or M25P80 FLASH can be installed at a time */
 378                 .platform_data = &bfin_spi_flash_data,
 379                 .controller_data = &spi_flash_chip_info,
 380                 .mode = SPI_MODE_3,
 381         },
 382 #endif
 383
 384 #if defined(CONFIG_MMC_SPI) || defined(CONFIG_MMC_SPI_MODULE)
 385         {
 386                 .modalias = "mmc_spi",
 387 /*
 388  * TLL6527M V1.0 does not support SD Card at SPI Clock > 10 MHz due to
 389  * SPI buffer limitations
 390  */
 391                 .max_speed_hz = 10000000,
 392                                         /* max spi clock (SCK) speed in HZ */
 393                 .bus_num = 0,
 394                 .chip_select = EXP_GPIO_SPISEL_BASE + 0x05 + MAX_CTRL_CS,
 395                 .controller_data = &mmc_spi_chip_info,
 396                 .mode = SPI_MODE_0,
 397         },
 398 #endif
 399 #if defined(CONFIG_TOUCHSCREEN_AD7879_SPI) \
 400         || defined(CONFIG_TOUCHSCREEN_AD7879_SPI_MODULE)
 401         {
 402                 .modalias = "ad7879",
 403                 .platform_data = &bfin_ad7879_ts_info,
 404                 .irq = IRQ_PH14,
 405                 .max_speed_hz = 5000000,
 406                                         /* max spi clock (SCK) speed in HZ */
 407                 .bus_num = 0,
 408                 .chip_select = EXP_GPIO_SPISEL_BASE + 0x07 + MAX_CTRL_CS,
 409                 .mode = SPI_CPHA | SPI_CPOL,
 410         },
 411 #endif
 412 #if defined(CONFIG_SPI_SPIDEV) || defined(CONFIG_SPI_SPIDEV_MODULE)
 413         {
 414                 .modalias = "spidev",
 415                 .max_speed_hz = 10000000,
 416                 /* TLL6527Mv1-0 supports max spi clock (SCK) speed = 10 MHz */
 417                 .bus_num = 0,
 418                 .chip_select = EXP_GPIO_SPISEL_BASE + 0x03 + MAX_CTRL_CS,
 419                 .mode = SPI_CPHA | SPI_CPOL,
 420         },
 421 #endif
 422 #if defined(CONFIG_FB_BFIN_LQ035Q1) || defined(CONFIG_FB_BFIN_LQ035Q1_MODULE)
 423         {
 424                 .modalias = "bfin-lq035q1-spi",
 425                 .max_speed_hz = 20000000,
 426                 .bus_num = 0,
 427                 .chip_select = EXP_GPIO_SPISEL_BASE + 0x06 + MAX_CTRL_CS,
 428                 .mode = SPI_CPHA | SPI_CPOL,
 429         },
 430 #endif
 431 #if defined(CONFIG_GPIO_MCP23S08) || defined(CONFIG_GPIO_MCP23S08_MODULE)
 432         {
 433                 .modalias = "mcp23s08",
 434                 .platform_data = &bfin_mcp23s08_sys_gpio_info,
 435                 .max_speed_hz = 5000000, /* max spi clock (SCK) speed in HZ */
 436                 .bus_num = 0,
 437                 .chip_select = EXP_GPIO_SPISEL_BASE + 0x01 + MAX_CTRL_CS,
 438                 .mode = SPI_CPHA | SPI_CPOL,
 439         },
 440         {
 441                 .modalias = "mcp23s08",
 442                 .platform_data = &bfin_mcp23s08_usr_gpio_info,
 443                 .max_speed_hz = 5000000, /* max spi clock (SCK) speed in HZ */
 444                 .bus_num = 0,
 445                 .chip_select = EXP_GPIO_SPISEL_BASE + 0x02 + MAX_CTRL_CS,
 446                 .mode = SPI_CPHA | SPI_CPOL,
 447         },
 448 #endif
 449 };
 450
 451 #if defined(CONFIG_SPI_BFIN) || defined(CONFIG_SPI_BFIN_MODULE)
 452 /* SPI controller data */
 453 static struct bfin5xx_spi_master bfin_spi0_info = {
 454         .num_chipselect = EXP_GPIO_SPISEL_BASE + 8 + MAX_CTRL_CS,
 455         /* EXP_GPIO_SPISEL_BASE will be > MAX_BLACKFIN_GPIOS */
 456         .enable_dma = 1,  /* master has the ability to do dma transfer */
 457         .pin_req = {P_SPI0_SCK, P_SPI0_MISO, P_SPI0_MOSI, 0},
 458 };
 459
 460 /* SPI (0) */
 461 static struct resource bfin_spi0_resource[] = {
 462         [0] = {
 463                 .start = SPI0_REGBASE,
 464                 .end   = SPI0_REGBASE + 0xFF,
 465                 .flags = IORESOURCE_MEM,
 466                 },
 467         [1] = {
 468                 .start = CH_SPI,
 469                 .end   = CH_SPI,
 470                 .flags = IORESOURCE_DMA,
 471         },
 472         [2] = {
 473                 .start = IRQ_SPI,
 474                 .end   = IRQ_SPI,
 475                 .flags = IORESOURCE_IRQ,
 476         },
 477 };
 478
 479 static struct platform_device bfin_spi0_device = {
 480         .name = "bfin-spi",
 481         .id = 0, /* Bus number */
 482         .num_resources = ARRAY_SIZE(bfin_spi0_resource),
 483         .resource = bfin_spi0_resource,
 484         .dev = {
 485                 .platform_data = &bfin_spi0_info, /* Passed to driver */
 486         },
 487 };
 488 #endif  /* spi master and devices */
 489
 490 #if defined(CONFIG_SERIAL_BFIN) || defined(CONFIG_SERIAL_BFIN_MODULE)
 491 #ifdef CONFIG_SERIAL_BFIN_UART0
 492 static struct resource bfin_uart0_resources[] = {
 493         {
 494                 .start = UART0_THR,
 495                 .end = UART0_GCTL+2,
 496                 .flags = IORESOURCE_MEM,
 497         },
 498         {
 499                 .start = IRQ_UART0_RX,
 500                 .end = IRQ_UART0_RX+1,
 501                 .flags = IORESOURCE_IRQ,
 502         },
 503         {
 504                 .start = IRQ_UART0_ERROR,
 505                 .end = IRQ_UART0_ERROR,
 506                 .flags = IORESOURCE_IRQ,
 507         },
 508         {
 509                 .start = CH_UART0_TX,
 510                 .end = CH_UART0_TX,
 511                 .flags = IORESOURCE_DMA,
 512         },
 513         {
 514                 .start = CH_UART0_RX,
 515                 .end = CH_UART0_RX,
 516                 .flags = IORESOURCE_DMA,
 517         },
 518 };
 519
 520 static unsigned short bfin_uart0_peripherals[] = {
 521         P_UART0_TX, P_UART0_RX, 0
 522 };
 523
 524 static struct platform_device bfin_uart0_device = {
 525         .name = "bfin-uart",
 526         .id = 0,
 527         .num_resources = ARRAY_SIZE(bfin_uart0_resources),
 528         .resource = bfin_uart0_resources,
 529         .dev = {
 530                 .platform_data = &bfin_uart0_peripherals,
 531                                         /* Passed to driver */
 532         },
 533 };
 534 #endif
 535 #ifdef CONFIG_SERIAL_BFIN_UART1
 536 static struct resource bfin_uart1_resources[] = {
 537         {
 538                 .start = UART1_THR,
 539                 .end = UART1_GCTL+2,
 540                 .flags = IORESOURCE_MEM,
 541         },
 542         {
 543                 .start = IRQ_UART1_RX,
 544                 .end = IRQ_UART1_RX+1,
 545                 .flags = IORESOURCE_IRQ,
 546         },
 547         {
 548                 .start = IRQ_UART1_ERROR,
 549                 .end = IRQ_UART1_ERROR,
 550                 .flags = IORESOURCE_IRQ,
 551         },
 552         {
 553                 .start = CH_UART1_TX,
 554                 .end = CH_UART1_TX,
 555                 .flags = IORESOURCE_DMA,
 556         },
 557         {
 558                 .start = CH_UART1_RX,
 559                 .end = CH_UART1_RX,
 560                 .flags = IORESOURCE_DMA,
 561         },
 562 #ifdef CONFIG_BFIN_UART1_CTSRTS
 563         {       /* CTS pin */
 564                 .start = GPIO_PF9,
 565                 .end = GPIO_PF9,
 566                 .flags = IORESOURCE_IO,
 567         },
 568         {       /* RTS pin */
 569                 .start = GPIO_PF10,
 570                 .end = GPIO_PF10,
 571                 .flags = IORESOURCE_IO,
 572         },
 573 #endif
 574 };
 575
 576 static unsigned short bfin_uart1_peripherals[] = {
 577         P_UART1_TX, P_UART1_RX, 0
 578 };
 579
 580 static struct platform_device bfin_uart1_device = {
 581         .name = "bfin-uart",
 582         .id = 1,
 583         .num_resources = ARRAY_SIZE(bfin_uart1_resources),
 584         .resource = bfin_uart1_resources,
 585         .dev = {
 586                 .platform_data = &bfin_uart1_peripherals,
 587                                                 /* Passed to driver */
 588         },
 589 };
 590 #endif
 591 #endif
 592
 593 #if defined(CONFIG_BFIN_SIR) || defined(CONFIG_BFIN_SIR_MODULE)
 594 #ifdef CONFIG_BFIN_SIR0
 595 static struct resource bfin_sir0_resources[] = {
 596         {
 597                 .start = 0xFFC00400,
 598                 .end = 0xFFC004FF,
 599                 .flags = IORESOURCE_MEM,
 600         },
 601         {
 602                 .start = IRQ_UART0_RX,
 603                 .end = IRQ_UART0_RX+1,
 604                 .flags = IORESOURCE_IRQ,
 605         },
 606         {
 607                 .start = CH_UART0_RX,
 608                 .end = CH_UART0_RX+1,
 609                 .flags = IORESOURCE_DMA,
 610         },
 611 };
 612
 613 static struct platform_device bfin_sir0_device = {
 614         .name = "bfin_sir",
 615         .id = 0,
 616         .num_resources = ARRAY_SIZE(bfin_sir0_resources),
 617         .resource = bfin_sir0_resources,
 618 };
 619 #endif
 620 #ifdef CONFIG_BFIN_SIR1
 621 static struct resource bfin_sir1_resources[] = {
 622         {
 623                 .start = 0xFFC02000,
 624                 .end = 0xFFC020FF,
 625                 .flags = IORESOURCE_MEM,
 626         },
 627         {
 628                 .start = IRQ_UART1_RX,
 629                 .end = IRQ_UART1_RX+1,
 630                 .flags = IORESOURCE_IRQ,
 631         },
 632         {
 633                 .start = CH_UART1_RX,
 634                 .end = CH_UART1_RX+1,
 635                 .flags = IORESOURCE_DMA,
 636         },
 637 };
 638
 639 static struct platform_device bfin_sir1_device = {
 640         .name = "bfin_sir",
 641         .id = 1,
 642         .num_resources = ARRAY_SIZE(bfin_sir1_resources),
 643         .resource = bfin_sir1_resources,
 644 };
 645 #endif
 646 #endif
 647
 648 #if defined(CONFIG_I2C_BLACKFIN_TWI) || defined(CONFIG_I2C_BLACKFIN_TWI_MODULE)
 649 static struct resource bfin_twi0_resource[] = {
 650         [0] = {
 651                 .start = TWI0_REGBASE,
 652                 .end   = TWI0_REGBASE,
 653                 .flags = IORESOURCE_MEM,
 654         },
 655         [1] = {
 656                 .start = IRQ_TWI,
 657                 .end   = IRQ_TWI,
 658                 .flags = IORESOURCE_IRQ,
 659         },
 660 };
 661
 662 static struct platform_device i2c_bfin_twi_device = {
 663         .name = "i2c-bfin-twi",
 664         .id = 0,
 665         .num_resources = ARRAY_SIZE(bfin_twi0_resource),
 666         .resource = bfin_twi0_resource,
 667 };
 668 #endif
 669
 670 static struct i2c_board_info __initdata bfin_i2c_board_info[] = {
 671 #if defined(CONFIG_BFIN_TWI_LCD) || defined(CONFIG_BFIN_TWI_LCD_MODULE)
 672         {
 673                 I2C_BOARD_INFO("pcf8574_lcd", 0x22),
 674         },
 675 #endif
 676
 677 #if defined(CONFIG_FB_BFIN_7393) || defined(CONFIG_FB_BFIN_7393_MODULE)
 678         {
 679                 I2C_BOARD_INFO("bfin-adv7393", 0x2B),
 680         },
 681 #endif
 682 #if defined(CONFIG_TOUCHSCREEN_AD7879_I2C) \
 683         || defined(CONFIG_TOUCHSCREEN_AD7879_I2C_MODULE)
 684         {
 685                 I2C_BOARD_INFO("ad7879", 0x2C),
 686                 .irq = IRQ_PH14,
 687                 .platform_data = (void *)&bfin_ad7879_ts_info,
 688         },
 689 #endif
 690 #if defined(CONFIG_SND_SOC_SSM2602) || defined(CONFIG_SND_SOC_SSM2602_MODULE)
 691         {
 692                 I2C_BOARD_INFO("ssm2602", 0x1b),
 693         },
 694 #endif
 695         {
 696                 I2C_BOARD_INFO("adm1192", 0x2e),
 697         },
 698
 699         {
 700                 I2C_BOARD_INFO("ltc3576", 0x09),
 701         },
 702 #if defined(CONFIG_INPUT_ADXL34X_I2C) \
 703         || defined(CONFIG_INPUT_ADXL34X_I2C_MODULE)
 704         {
 705                 I2C_BOARD_INFO("adxl34x", 0x53),
 706                 .irq = IRQ_PH13,
 707                 .platform_data = (void *)&adxl345_info,
 708         },
 709 #endif
 710 };
 711
 712 #if defined(CONFIG_SERIAL_BFIN_SPORT) \
 713         || defined(CONFIG_SERIAL_BFIN_SPORT_MODULE)
 714 #ifdef CONFIG_SERIAL_BFIN_SPORT0_UART
 715 static struct resource bfin_sport0_uart_resources[] = {
 716         {
 717                 .start = SPORT0_TCR1,
 718                 .end = SPORT0_MRCS3+4,
 719                 .flags = IORESOURCE_MEM,
 720         },
 721         {
 722                 .start = IRQ_SPORT0_RX,
 723                 .end = IRQ_SPORT0_RX+1,
 724                 .flags = IORESOURCE_IRQ,
 725         },
 726         {
 727                 .start = IRQ_SPORT0_ERROR,
 728                 .end = IRQ_SPORT0_ERROR,
 729                 .flags = IORESOURCE_IRQ,
 730         },
 731 };
 732
 733 static unsigned short bfin_sport0_peripherals[] = {
 734         P_SPORT0_TFS, P_SPORT0_DTPRI, P_SPORT0_TSCLK, P_SPORT0_RFS,
 735         P_SPORT0_DRPRI, P_SPORT0_RSCLK, 0
 736 };
 737
 738 static struct platform_device bfin_sport0_uart_device = {
 739         .name = "bfin-sport-uart",
 740         .id = 0,
 741         .num_resources = ARRAY_SIZE(bfin_sport0_uart_resources),
 742         .resource = bfin_sport0_uart_resources,
 743         .dev = {
 744                 .platform_data = &bfin_sport0_peripherals,
 745                 /* Passed to driver */
 746         },
 747 };
 748 #endif
 749 #ifdef CONFIG_SERIAL_BFIN_SPORT1_UART
 750 static struct resource bfin_sport1_uart_resources[] = {
 751         {
 752                 .start = SPORT1_TCR1,
 753                 .end = SPORT1_MRCS3+4,
 754                 .flags = IORESOURCE_MEM,
 755         },
 756         {
 757                 .start = IRQ_SPORT1_RX,
 758                 .end = IRQ_SPORT1_RX+1,
 759                 .flags = IORESOURCE_IRQ,
 760         },
 761         {
 762                 .start = IRQ_SPORT1_ERROR,
 763                 .end = IRQ_SPORT1_ERROR,
 764                 .flags = IORESOURCE_IRQ,
 765         },
 766 };
 767
 768 static unsigned short bfin_sport1_peripherals[] = {
 769         P_SPORT1_TFS, P_SPORT1_DTPRI, P_SPORT1_TSCLK, P_SPORT1_RFS,
 770         P_SPORT1_DRPRI, P_SPORT1_RSCLK, 0
 771 };
 772
 773 static struct platform_device bfin_sport1_uart_device = {
 774         .name = "bfin-sport-uart",
 775         .id = 1,
 776         .num_resources = ARRAY_SIZE(bfin_sport1_uart_resources),
 777         .resource = bfin_sport1_uart_resources,
 778         .dev = {
 779                 .platform_data = &bfin_sport1_peripherals,
 780                 /* Passed to driver */
 781         },
 782 };
 783 #endif
 784 #endif
 785
 786 static const unsigned int cclk_vlev_datasheet[] = {
 787         VRPAIR(VLEV_100, 400000000),
 788         VRPAIR(VLEV_105, 426000000),
 789         VRPAIR(VLEV_110, 500000000),
 790         VRPAIR(VLEV_115, 533000000),
 791         VRPAIR(VLEV_120, 600000000),
 792 };
 793
 794 static struct bfin_dpmc_platform_data bfin_dmpc_vreg_data = {
 795         .tuple_tab = cclk_vlev_datasheet,
 796         .tabsize = ARRAY_SIZE(cclk_vlev_datasheet),
 797         .vr_settling_time = 25 /* us */,
 798 };
 799
 800 static struct platform_device bfin_dpmc = {
 801         .name = "bfin dpmc",
 802         .dev = {
 803                 .platform_data = &bfin_dmpc_vreg_data,
 804         },
 805 };
 806
 807 static struct platform_device *tll6527m_devices[] __initdata = {
 808
 809         &bfin_dpmc,
 810
 811 #if defined(CONFIG_RTC_DRV_BFIN) || defined(CONFIG_RTC_DRV_BFIN_MODULE)
 812         &rtc_device,
 813 #endif
 814
 815 #if defined(CONFIG_USB_MUSB_HDRC) || defined(CONFIG_USB_MUSB_HDRC_MODULE)
 816         &musb_device,
 817 #endif
 818
 819 #if defined(CONFIG_BFIN_MAC) || defined(CONFIG_BFIN_MAC_MODULE)
 820         &bfin_mii_bus,
 821         &bfin_mac_device,
 822 #endif
 823
 824 #if defined(CONFIG_SPI_BFIN) || defined(CONFIG_SPI_BFIN_MODULE)
 825         &bfin_spi0_device,
 826 #endif
 827
 828 #if defined(CONFIG_FB_BFIN_LQ035Q1) || defined(CONFIG_FB_BFIN_LQ035Q1_MODULE)
 829         &bfin_lq035q1_device,
 830 #endif
 831
 832 #if defined(CONFIG_SERIAL_BFIN) || defined(CONFIG_SERIAL_BFIN_MODULE)
 833 #ifdef CONFIG_SERIAL_BFIN_UART0
 834         &bfin_uart0_device,
 835 #endif
 836 #ifdef CONFIG_SERIAL_BFIN_UART1
 837         &bfin_uart1_device,
 838 #endif
 839 #endif
 840
 841 #if defined(CONFIG_BFIN_SIR) || defined(CONFIG_BFIN_SIR_MODULE)
 842 #ifdef CONFIG_BFIN_SIR0
 843         &bfin_sir0_device,
 844 #endif
 845 #ifdef CONFIG_BFIN_SIR1
 846         &bfin_sir1_device,
 847 #endif
 848 #endif
 849
 850 #if defined(CONFIG_I2C_BLACKFIN_TWI) || defined(CONFIG_I2C_BLACKFIN_TWI_MODULE)
 851         &i2c_bfin_twi_device,
 852 #endif
 853
 854 #if defined(CONFIG_SERIAL_BFIN_SPORT) \
 855         || defined(CONFIG_SERIAL_BFIN_SPORT_MODULE)
 856 #ifdef CONFIG_SERIAL_BFIN_SPORT0_UART
 857         &bfin_sport0_uart_device,
 858 #endif
 859 #ifdef CONFIG_SERIAL_BFIN_SPORT1_UART
 860         &bfin_sport1_uart_device,
 861 #endif
 862 #endif
 863
 864 #if defined(CONFIG_MTD_GPIO_ADDR) || defined(CONFIG_MTD_GPIO_ADDR_MODULE)
 865         &tll6527m_flash_device,
 866 #endif
 867
 868 #if defined(CONFIG_SND_BF5XX_I2S) || defined(CONFIG_SND_BF5XX_I2S_MODULE)
 869         &bfin_i2s,
 870 #endif
 871
 872 #if defined(CONFIG_GPIO_DECODER) || defined(CONFIG_GPIO_DECODER_MODULE)
 873         &spi_decoded_gpio,
 874 #endif
 875 };
 876
 877 static int __init tll6527m_init(void)
 878 {
 879         printk(KERN_INFO "%s(): registering device resources\n", __func__);
 880         i2c_register_board_info(0, bfin_i2c_board_info,
 881                                 ARRAY_SIZE(bfin_i2c_board_info));
 882         platform_add_devices(tll6527m_devices, ARRAY_SIZE(tll6527m_devices));
 883         spi_register_board_info(bfin_spi_board_info,
 884                                 ARRAY_SIZE(bfin_spi_board_info));
 885         return 0;
 886 }
 887
 888 arch_initcall(tll6527m_init);
 889
 890 static struct platform_device *tll6527m_early_devices[] __initdata = {
 891 #if defined(CONFIG_SERIAL_BFIN_CONSOLE) || defined(CONFIG_EARLY_PRINTK)
 892 #ifdef CONFIG_SERIAL_BFIN_UART0
 893         &bfin_uart0_device,
 894 #endif
 895 #ifdef CONFIG_SERIAL_BFIN_UART1
 896         &bfin_uart1_device,
 897 #endif
 898 #endif
 899
 900 #if defined(CONFIG_SERIAL_BFIN_SPORT_CONSOLE)
 901 #ifdef CONFIG_SERIAL_BFIN_SPORT0_UART
 902         &bfin_sport0_uart_device,
 903 #endif
 904 #ifdef CONFIG_SERIAL_BFIN_SPORT1_UART
 905         &bfin_sport1_uart_device,
 906 #endif
 907 #endif
 908 };
 909
 910 void __init native_machine_early_platform_add_devices(void)
 911 {
 912         printk(KERN_INFO "register early platform devices\n");
 913         early_platform_add_devices(tll6527m_early_devices,
 914                 ARRAY_SIZE(tll6527m_early_devices));
 915 }
 916
 917 void native_machine_restart(char *cmd)
 918 {
 919         /* workaround reboot hang when booting from SPI */
 920         if ((bfin_read_SYSCR() & 0x7) == 0x3)
 921                 bfin_reset_boot_spi_cs(P_DEFAULT_BOOT_SPI_CS);
 922 }
 923
 924 void bfin_get_ether_addr(char *addr)
 925 {
 926         /* the MAC is stored in OTP memory page 0xDF */
 927         u32 ret;
 928         u64 otp_mac;
 929         u32 (*otp_read)(u32 page, u32 flags,
 930                         u64 *page_content) = (void *)0xEF00001A;
 931
 932         ret = otp_read(0xDF, 0x00, &otp_mac);
 933         if (!(ret & 0x1)) {
 934                 char *otp_mac_p = (char *)&otp_mac;
 935                 for (ret = 0; ret < 6; ++ret)
 936                         addr[ret] = otp_mac_p[5 - ret];
 937         }
 938 }
 939 EXPORT_SYMBOL(bfin_get_ether_addr);