x86, cacheinfo: Carve out L3 cache slot accessors