From: Catalin Marinas <catalin.marinas@arm.com>
Date: Tue, 7 Dec 2010 15:52:04 +0000 (+0100)
Subject: ARM: 6527/1: Use CTR instead of CCSIDR for the D-cache line size on ARMv7
X-Git-Tag: v2.6.37-rc6~12^2~7
X-Git-Url: http://git.openpandora.org/cgi-bin/gitweb.cgi?a=commitdiff_plain;h=f91e2c3bd427239c198351f44814dd39db91afe0;p=pandora-kernel.git

ARM: 6527/1: Use CTR instead of CCSIDR for the D-cache line size on ARMv7

The current implementation of the dcache_line_size macro reads the L1
cache size from the CCSIDR register. This, however, is not guaranteed to
be the smallest cache line in the cache hierarchy. The patch changes to
the macro to use the more architecturally correct CTR register.

Reported-by: Kevin Sapp <ksapp@quicinc.com>
Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
---

Reading git-diff-tree failed