From: Yonghong Song <ysong@broadcom.com>
Date: Sat, 21 Dec 2013 11:22:16 +0000 (+0530)
Subject: MIPS: Netlogic: L1D cacheflush before thread enable on XLPII
X-Git-Tag: v3.14-rc1~37^2~45
X-Git-Url: http://git.openpandora.org/cgi-bin/gitweb.cgi?a=commitdiff_plain;h=ed8dfc46e0099540cb923f61bca885b460f1365e;p=pandora-kernel.git

MIPS: Netlogic: L1D cacheflush before thread enable on XLPII

On XLPII CPUs, the L1D cache has to be flushed with regular cache
operations before enabling threads in a core.

Signed-off-by: Jayachandran C <jchandra@broadcom.com>
Signed-off-by: John Crispin <blogic@openwrt.org>
Patchwork: http://patchwork.linux-mips.org/patch/6276/
---

Reading git-diff-tree failed