From: Thierry Reding <treding@nvidia.com>
Date: Fri, 4 Apr 2014 13:55:13 +0000 (+0200)
Subject: clk: tegra: Fix PLLE programming
X-Git-Tag: omap-for-v3.16/fixes-against-rc1~128^2^2~2
X-Git-Url: http://git.openpandora.org/cgi-bin/gitweb.cgi?a=commitdiff_plain;h=d0f02ce3b1685ef6ffe43692034599790f83e7ab;p=pandora-kernel.git

clk: tegra: Fix PLLE programming

PLLE has M, N and P divider shift and width parameters that differ from
the defaults. Furthermore, when clearing the M, N and P divider fields
the corresponding masks were never shifted, thereby clearing only the
lowest bits of the register. This lead to a situation where the PLLE
programming would only work if the register hadn't been touched before.

Signed-off-by: Thierry Reding <treding@nvidia.com>
Acked-by: Stephen Warren <swarren@nvidia.com>
---

Reading git-diff-tree failed