From: ymohanma Date: Tue, 27 Aug 2013 20:40:56 +0000 (+0300) Subject: drm/i915: add VLV DSI PLL Calculations X-Git-Tag: v3.13-rc1~76^2~114^2~106 X-Git-Url: http://git.openpandora.org/cgi-bin/gitweb.cgi?a=commitdiff_plain;h=be4fc046bed35f7a50c8d5751abf555933d864ae;p=pandora-kernel.git drm/i915: add VLV DSI PLL Calculations v2: - Grab dpio_lock mutex in vlv_enable_dsi_pll(). - Add and call vlv_disable_dsi_pll(). v3: Mostly based on Ville's review comments. - Only pipe A has DSI PLL lock bit. - Add more of CCK REG bit definitions for DSI PLL. - Make tables static. - Move clock gating out of the clock calculation functions. - DSI PLL LDO power gating. - Put alternative MNP from table calc behind #ifdef. v4: s/CKK/CLK/ in the CCK REG bit definitions (Ville). Signed-off-by: ymohanma Signed-off-by: Shobhit Kumar Signed-off-by: Jani Nikula Reviewed-by: Ville Syrjälä Signed-off-by: Daniel Vetter --- Reading git-diff-tree failed