From: Zhenyu Wang <zhenyuw@linux.intel.com>
Date: Fri, 5 Feb 2010 01:14:17 +0000 (+0800)
Subject: drm/i915: Rework DPLL calculation parameters for Ironlake
X-Git-Tag: v2.6.33-rc8~2^2~9
X-Git-Url: http://git.openpandora.org/cgi-bin/gitweb.cgi?a=commitdiff_plain;h=b91ad0ec52770dcb622b94fc1f57e076686f427a;p=pandora-kernel.git

drm/i915: Rework DPLL calculation parameters for Ironlake

Got Ironlake DPLL parameter table, which reflects the hardware
optimized values. So this one trys to list DPLL parameters for
different output types, should potential fix clock issue seen
on new Arrandale CPUs.

This fixes DPLL setting failure on one 1920x1080 dual channel
LVDS for Ironlake. Test has also been made on LVDS panels with
smaller size and CRT/HDMI/DP ports for different monitors on
their all supported modes.

Update:
- Change name of double LVDS to dual LVDS.
- Fix SSC 120M reference clock to use the right range.

Cc: CSJ <changsijay@gmail.com>
Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
Signed-off-by: Eric Anholt <eric@anholt.net>
---

Reading git-diff-tree failed