From: Li Peng <peng.li@linux.intel.com>
Date: Tue, 18 May 2010 10:58:44 +0000 (+0800)
Subject: drm/i915: Add CxSR support on Pineview DDR3
X-Git-Tag: v2.6.35-rc2~56^2~19
X-Git-Url: http://git.openpandora.org/cgi-bin/gitweb.cgi?a=commitdiff_plain;h=9553426372eef71c849499fb1d232f4b0577c0f9;p=pandora-kernel.git

drm/i915: Add CxSR support on Pineview DDR3

Pineview with DDR3 memory has different latencies to enable CxSR.
This patch updates CxSR latency table to add Pineview DDR3 latency
configuration. It also adds one flag "is_ddr3" for checking DDR3
setting in MCHBAR.

Cc: Shaohua Li <shaohua.li@intel.com>
Cc: Zhao Yakui <yakui.zhao@intel.com>
Signed-off-by: Li Peng <peng.li@intel.com>
Signed-off-by: Eric Anholt <eric@anholt.net>
---

Reading git-diff-tree failed