From: Todd Fujinaka <todd.fujinaka@intel.com>
Date: Thu, 10 Jul 2014 08:47:15 +0000 (-0700)
Subject: igb: Workaround for i210 Errata 25: Slow System Clock
X-Git-Tag: omap-for-v3.17/fixes-against-rc2~289^2~17
X-Git-Url: http://git.openpandora.org/cgi-bin/gitweb.cgi?a=commitdiff_plain;h=948264879b6894dc389a44b99fae4f0b72932619;p=pandora-kernel.git

igb: Workaround for i210 Errata 25: Slow System Clock

On some devices, the internal PLL circuit occasionally provides the
wrong clock frequency after power up. The probability of failure is less
than one failure per 1000 power cycles. When the failure occurs, the
internal clock frequency is around 1/20 of the correct frequency.

Cc: stable <stable@vger.kernel.org>
Signed-off-by: Todd Fujinaka <todd.fujinaka@intel.com>
Tested-by: Aaron Brown <aaron.f.brown@intel.com>
Signed-off-by: Jeff Kirsher <jeffrey.t.kirsher@intel.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
---

Reading git-diff-tree failed