From: Ville Syrjälä Date: Mon, 9 Dec 2013 16:54:14 +0000 (+0200) Subject: drm/i915: Change N divider minimum from 3 to 2 for gen2 X-Git-Tag: v3.14-rc1~47^2~44^2~24 X-Git-Url: http://git.openpandora.org/cgi-bin/gitweb.cgi?a=commitdiff_plain;h=91dbe5fb77a2afea04a52b432cfb4529d72096d1;p=pandora-kernel.git drm/i915: Change N divider minimum from 3 to 2 for gen2 Bruno Prémont has a 855 machine with a 1400x1050 LVDS screen. The VBT mode is as follows: 0:"1400x1050" 0 108000 1400 1416 1528 1688 1050 1051 1054 1066 0x8 0xa The BIOS uses the following DPLL settings: DPLL = 0x90020000 FP0 = 0x2140e FP1 = 0x21207 We can't generate that pixel clock currently as we're limiting the N divider to at least 3, whereas the BIOS uses a value of 2. Let's reduce the N minimum to 2 and see what happens. Cc: Bruno Prémont Signed-off-by: Ville Syrjälä Tested-by: Bruno Prémont Signed-off-by: Daniel Vetter --- Reading git-diff-tree failed