From: Leonid Yegoshin <Leonid.Yegoshin@imgtec.com>
Date: Thu, 10 Oct 2013 08:58:59 +0000 (+0100)
Subject: MIPS: Add printing of ES bit for Imgtec cores when cache error occurs.
X-Git-Tag: v3.14-rc1~37^2~104
X-Git-Url: http://git.openpandora.org/cgi-bin/gitweb.cgi?a=commitdiff_plain;h=6de20451857ed14a4eecc28d08f6de5925d1cf96;p=pandora-kernel.git

MIPS: Add printing of ES bit for Imgtec cores when cache error occurs.

The cacheer register is always implemented in the same way in the
MIPS32r2 Imgtec cores so print the ES bit when an cache error
occurs.

Signed-off-by: Leonid Yegoshin <Leonid.Yegoshin@imgtec.com>
Signed-off-by: Markos Chandras <markos.chandras@imgtec.com>
Signed-off-by: John Crispin <blogic@openwrt.org>
Patchwork: http://patchwork.linux-mips.org/patch/6041/
---

Reading git-diff-tree failed