From: Casey Leedom <leedom@chelsio.com>
Date: Tue, 6 Aug 2013 10:18:37 +0000 (+0530)
Subject: PCI: Chelsio quirk: Enable Bus Master during Function-Level Reset
X-Git-Tag: v3.12-rc1~177^2~5^2~2
X-Git-Url: http://git.openpandora.org/cgi-bin/gitweb.cgi?a=commitdiff_plain;h=2c6217e0fc5f6c7458f413346806061d97ce37cf;p=pandora-kernel.git

PCI: Chelsio quirk: Enable Bus Master during Function-Level Reset

T4 can wedge if there are DMAs in flight within the chip and Bus
Master has been disabled.  We need to have it on till the Function
Level Reset completes.  T4 can also suffer a Head Of Line blocking
problem if MSI-X interrupts are disabled before the FLR has completed.

Signed-off-by: Casey Leedom <leedom@chelsio.com>
Signed-off-by: Vipul Pandya <vipul@chelsio.com>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
---

Reading git-diff-tree failed