From: Andy Shevchenko Date: Mon, 6 Jul 2015 14:29:03 +0000 (+0300) Subject: x86/platform/intel/pmc_atom: Add Cherrytrail PMC interface X-Git-Tag: omap-for-v4.3/fixes-merge-window~12^2~15 X-Git-Url: http://git.openpandora.org/cgi-bin/gitweb.cgi?a=commitdiff_plain;h=2b8f8eddaf05c02bb4a21db5be1691e36e242c65;p=pandora-kernel.git x86/platform/intel/pmc_atom: Add Cherrytrail PMC interface The patch adds CHT PMC interface. This exposes all the South IP device power states and S0ix states for CHT. The bit map of FUNC_DIS and D3_STS_0 registers for SoCs are consistent. The D3_STS_1 and FUNC_DIS_2 registers, however, are not aligned. This is fixed by splitting a common mapping on per register basis. (Originally based on code from Kumar P Mahesh.) Originally-from: Kumar P Mahesh Signed-off-by: Andy Shevchenko Cc: Aubrey Li Cc: Linus Torvalds Cc: Peter Zijlstra Cc: Rafael J . Wysocki Cc: Thomas Gleixner Link: http://lkml.kernel.org/r/1436192944-56496-5-git-send-email-andriy.shevchenko@linux.intel.com Signed-off-by: Ingo Molnar --- Reading git-diff-tree failed