From: venkatesh.pallipadi@intel.com Date: Sat, 6 Sep 2008 01:02:18 +0000 (-0700) Subject: x86: HPET_MSI Initialise per-cpu HPET timers X-Git-Tag: v2.6.28-rc1~80^2~51 X-Git-Url: http://git.openpandora.org/cgi-bin/gitweb.cgi?a=commitdiff_plain;h=26afe5f2fbf06ea0765aaa316640c4dd472310c0;p=pandora-kernel.git x86: HPET_MSI Initialise per-cpu HPET timers Initialize a per CPU HPET MSI timer when possible. We retain the HPET timer 0 (IRQ 0) and timer 1 (IRQ 8) as is when legacy mode is being used. We setup the remaining HPET timers as per CPU MSI based timers. This per CPU timer will eliminate the need for timer broadcasting with IRQ 0 when there is non-functional LAPIC timer across CPU deep C-states. If there are more CPUs than number of available timers, CPUs that do not find any timer to use will continue using LAPIC and IRQ 0 broadcast. Signed-off-by: Venkatesh Pallipadi Signed-off-by: Shaohua Li Signed-off-by: Ingo Molnar --- Reading git-diff-tree failed