From: Nicolas Pitre <nico@cam.org>
Date: Mon, 31 Mar 2008 16:38:31 +0000 (-0400)
Subject: [ARM] cache align destination pointer when copying memory for some processors
X-Git-Tag: v2.6.27-rc1~850^2~2^8~51
X-Git-Url: http://git.openpandora.org/cgi-bin/gitweb.cgi?a=commitdiff_plain;h=2239aff6ab2b95af1f628eee7a809f21c41605b3;p=pandora-kernel.git

[ARM] cache align destination pointer when copying memory for some processors

The implementation for memory copy functions on ARM had a (disabled)
provision for aligning the source pointer before loading registers with
data.  Turns out that aligning the _destination_ pointer is much more
useful, as the read side is already sufficiently helped with the use of
preload.

So this changes the definition of the CALGN() macro to target the
destination pointer instead, and turns it on for Feroceon processors
where the gain is very noticeable.

Signed-off-by: Nicolas Pitre <nico@marvell.com>
Signed-off-by: Lennert Buytenhek <buytenh@marvell.com>
---

Reading git-diff-tree failed