From: Ville Syrjälä <ville.syrjala@linux.intel.com>
Date: Wed, 9 Apr 2014 10:28:37 +0000 (+0300)
Subject: drm/i915/chv: Implement WaDisableCSUnitClockGating:chv
X-Git-Tag: omap-for-v3.16/fixes-against-rc1~44^2~38^2~63
X-Git-Url: http://git.openpandora.org/cgi-bin/gitweb.cgi?a=commitdiff_plain;h=0846697c6710a83bdacfe92b92c03288d87e24d9;p=pandora-kernel.git

drm/i915/chv: Implement WaDisableCSUnitClockGating:chv

This workaround is listed for CHV, but not for BDW. However BSpec notes
that on BDW CSunit clock gating is always disabled irrespective of the
relevant bit in the GEN6_UGCTL1 registers. For CHV however, such text
is not present in BSpec, so it seems safer to just set the bit.

Reviewed-by: Mika Kuoppala <mika.kuoppala@intel.com>
Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
---

Reading git-diff-tree failed