drm/radeon: implement clock and power gating for SI
authorAlex Deucher <alexander.deucher@amd.com>
Thu, 7 Mar 2013 17:56:35 +0000 (12:56 -0500)
committerAlex Deucher <alexander.deucher@amd.com>
Thu, 27 Jun 2013 23:16:32 +0000 (19:16 -0400)
Only Cape Verde supports power gating.

Signed-off-by: Alex Deucher <alexander.deucher@amd.com>

No differences found