git.openpandora.org / pandora-kernel.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 3b2f64d)
ARM: vexpress/dcscb: fix cache disabling sequences
authorNicolas Pitre <nicolas.pitre@linaro.org>
Wed, 17 Jul 2013 00:59:53 +0000 (20:59 -0400)
committerNicolas Pitre <nicolas.pitre@linaro.org>
Mon, 22 Jul 2013 16:26:09 +0000 (12:26 -0400)
Unlike real A15/A7's, the RTSM simulation doesn't appear to hit the
cache when the CTRL.C bit is cleared.  Let's ensure there is no memory
access within the disable and flush cache sequence, including to the
stack.

Signed-off-by: Nicolas Pitre <nico@linaro.org>

No differences found
Pandora Kernel Repository