[WATCHDOG] i6300esb-set_correct_reload_register_bit
authorNaveen Gupta <ngupta@google.com>
Wed, 17 Aug 2005 07:11:46 +0000 (09:11 +0200)
committerWim Van Sebroeck <wim@iguana.be>
Sun, 11 Sep 2005 19:51:18 +0000 (21:51 +0200)
This patch writes into bit 8 of the reload register to perform the
correct 'Reload Sequence' instead of writing into bit 4 of Watchdog for
Intel 6300ESB chipset.

Signed-off-by: Naveen Gupta <ngupta@google.com>
Signed-off-by: David Hardeman <david@2gen.com>
Signed-off-by: Wim Van Sebroeck <wim@iguana.be>
Signed-off-by: Andrew Morton <akpm@osdl.org>

No differences found