ARM: EXYNOS: Remove the L2 cache latency setting for EXYNOS5
authorBoojin Kim <boojin.kim@samsung.com>
Wed, 27 Jun 2012 00:45:42 +0000 (09:45 +0900)
committerKukjin Kim <kgene.kim@samsung.com>
Wed, 27 Jun 2012 00:45:42 +0000 (09:45 +0900)
Since SYSRAM set the L2 cache latency on EXYNOS5 SoCs,
no longer need that in the kernel. It helps to reduce
booting time (no need cache disable and cache enable).

Signed-off-by: Boojin Kim <boojin.kim@samsung.com>
Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>

No differences found