clk: tegra: Properly setup PWM clock on Tegra30
authorThierry Reding <thierry.reding@gmail.com>
Tue, 29 Oct 2013 15:51:12 +0000 (16:51 +0100)
committerPeter De Schrijver <pdeschrijver@nvidia.com>
Tue, 26 Nov 2013 16:46:57 +0000 (18:46 +0200)
The clock for the PWM controller is slightly different from other
peripheral clocks on Tegra30. The clock source mux field start at
bit position 28 rather than 30.

Signed-off-by: Thierry Reding <treding@nvidia.com>

No differences found