KVM: PPC: Book3S PR: Emulate TIR register
authorAlexander Graf <agraf@suse.de>
Fri, 25 Apr 2014 14:07:21 +0000 (16:07 +0200)
committerAlexander Graf <agraf@suse.de>
Fri, 30 May 2014 12:26:22 +0000 (14:26 +0200)
In parallel to the Processor ID Register (PIR) threaded POWER8 also adds a
Thread ID Register (TIR). Since PR KVM doesn't emulate more than one thread
per core, we can just always expose 0 here.

Signed-off-by: Alexander Graf <agraf@suse.de>
arch/powerpc/kvm/book3s_emulate.c

Simple merge