git.openpandora.org / pandora-kernel.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 7e3297d)
[MIPS] cevt-txx9: Reset timer counter on initialization
authorAtsushi Nemoto <anemo@mba.ocn.ne.jp>
Tue, 24 Jun 2008 14:26:38 +0000 (23:26 +0900)
committerRalf Baechle <ralf@linux-mips.org>
Thu, 3 Jul 2008 18:14:27 +0000 (19:14 +0100)
The txx9_tmr_init() will not clear a timer counter register in a certain
case.  The counter register is cleared on 1->0 transition of TCE bit if
CRE=1.  So just clearing the TCE bit is not enough.

Signed-off-by: Atsushi Nemoto <anemo@mba.ocn.ne.jp>
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>

No differences found
Pandora Kernel Repository