OMAP3 clock: remove wait for DPLL3 M2 clock to stabilize
authorPaul Walmsley <paul@pwsan.com>
Sat, 20 Jun 2009 01:08:24 +0000 (19:08 -0600)
committerpaul <paul@twilight.(none)>
Sat, 20 Jun 2009 01:09:30 +0000 (19:09 -0600)
The original CDP kernel that this code comes from waited for 0x800
loops after switching the CORE DPLL M2 divider.  This does not appear
to be necessary.

Signed-off-by: Paul Walmsley <paul@pwsan.com>

No differences found