git.openpandora.org / pandora-kernel.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: bc3b84d)
ARM: imx: set up pllv3 POWER and BYPASS sequentially
authorShawn Guo <shawn.guo@linaro.org>
Thu, 31 Oct 2013 01:46:17 +0000 (09:46 +0800)
committerShawn Guo <shawn.guo@linaro.org>
Mon, 11 Nov 2013 14:58:45 +0000 (22:58 +0800)
Currently, POWER and BYPASS bits are set up in a single write to pllv3
register.  This causes problem occasionally from the IPU/HDMI testing.
Let's follow FSL BSP code to set up POWER bit, relock, and then BYPASS
sequentially.

Signed-off-by: Shawn Guo <shawn.guo@linaro.org>

No differences found
Pandora Kernel Repository