MIPS: Optimize TLB handlers for Octeon CPUs
authorDavid Daney <ddaney@caviumnetworks.com>
Tue, 28 Dec 2010 02:07:57 +0000 (18:07 -0800)
committerRalf Baechle <ralf@linux-mips.org>
Tue, 18 Jan 2011 18:30:23 +0000 (19:30 +0100)
Octeon can use scratch registers in the TLB handlers.  Octeon II can
use LDX instructions.

Signed-off-by: David Daney <ddaney@caviumnetworks.com>
To: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/1904/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>

No differences found